Os motores de busca de Datasheet de Componentes eletrônicos |
|
CY7C1444KV33 Folha de dados(PDF) 13 Page - Cypress Semiconductor |
|
CY7C1444KV33 Folha de dados(HTML) 13 Page - Cypress Semiconductor |
13 / 22 page CY7C1444KV33 CY7C1445KV33 Document Number: 001-66678 Rev. *G Page 13 of 22 Switching Characteristics Over the Operating Range Parameter [12, 13] Description -250 Unit Min Max tPOWER VDD(Typical) to the first access[14] 1 – ms Clock tCYC Clock cycle time 4.0 – ns tCH Clock HIGH 1.5 – ns tCL Clock LOW 1.5 – ns Output Times tCO Data output valid after CLK rise – 2.5 ns tDOH Data output hold after CLK rise 1.0 – ns tCLZ Clock to low Z[15, 16, 17] 1.0 – ns tCHZ Clock to high Z[15, 16, 17] – 2.6 ns tOEV OE LOW to output valid – 2.6 ns tOELZ OE LOW to output low Z[15, 16, 17] 0 – ns tOEHZ OE HIGH to output high Z[15, 16, 17] – 2.6 ns Set-up Times tAS Address set-up before CLK rise 1.2 – ns tADS ADSC, ADSP set-up before CLK rise 1.2 – ns tADVS ADV set-up before CLK rise 1.2 – ns tWES GW, BWE, BWX set-up before CLK rise 1.2 – ns tDS Data input set-up before CLK rise 1.2 – ns tCES Chip Enable set-up before CLK rise 1.2 – ns Hold Times tAH Address hold after CLK rise 0.3 – ns tADH ADSP, ADSC hold after CLK rise 0.3 – ns tADVH ADV hold after CLK rise 0.3 – ns tWEH GW, BWE, BWX hold after CLK rise 0.3 – ns tDH Data input hold after CLK rise 0.3 – ns tCEH Chip Enable hold after CLK rise 0.3 – ns Notes 12. Timing reference level is 1.5 V when VDDQ = 3.3 V and is 1.25 V when VDDQ = 2.5 V. 13. Test conditions shown in (a) of AC Test Loads unless otherwise noted. 14. This part has a voltage regulator internally; tPOWER is the time that the power needs to be supplied above VDD(minimum) initially before a read or write operation can be initiated. 15. tCHZ, tCLZ,tOELZ, and tOEHZ are specified with AC test conditions shown in part (b) of Figure 2 on page 12. Transition is measured ± 200 mV from steady-state voltage. 16. At any given voltage and temperature, tOEHZ is less than tOELZ and tCHZ is less than tCLZ to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve high Z prior to low Z under the same system conditions. 17. This parameter is sampled and not 100% tested. |
Nº de peça semelhante - CY7C1444KV33 |
|
Descrição semelhante - CY7C1444KV33 |
|
|
Ligação URL |
Privacy Policy |
ALLDATASHEETPT.COM |
ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |