Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

TL16C550DIPT Folha de dados(PDF) 9 Page - Texas Instruments

Click here to check the latest version.
Nome de Peças TL16C550DIPT
Descrição Electrónicos  ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH AUTOFLOW CONTROL
Download  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  TI [Texas Instruments]
Página de início  http://www.ti.com
Logo TI - Texas Instruments

TL16C550DIPT Folha de dados(HTML) 9 Page - Texas Instruments

Back Button TL16C550DIPT Datasheet HTML 5Page - Texas Instruments TL16C550DIPT Datasheet HTML 6Page - Texas Instruments TL16C550DIPT Datasheet HTML 7Page - Texas Instruments TL16C550DIPT Datasheet HTML 8Page - Texas Instruments TL16C550DIPT Datasheet HTML 9Page - Texas Instruments TL16C550DIPT Datasheet HTML 10Page - Texas Instruments TL16C550DIPT Datasheet HTML 11Page - Texas Instruments TL16C550DIPT Datasheet HTML 12Page - Texas Instruments TL16C550DIPT Datasheet HTML 13Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 50 page
background image
TL16C550D, TL16C550DI
ASYNCHRONOUS COMMUNICATIONS ELEMENT
WITH AUTOFLOW CONTROL
SLLS597C − APRIL 2004 − REVISED JUNE 2005
9
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Terminal Functions (for PT and PFB packages) (continued)
TERMINAL
NAME
NUMBER
I/O
DESCRIPTION
RD1
RD2
19
20
I
Read inputs. When either RD1 or RD2 is active (low or high, respectively) while the ACE is selected, the CPU
is allowed to read status information or data from a selected ACE register. Only one of these inputs is required
for the transfer of data during a read operation; the other input must be tied to its inactive level (i.e., RD2 tied
low or RD1 tied high).
RI
41
I
Ring indicator. RI is a modem status signal. Its condition can be checked by reading bit 6 (RI) of the modem
status register. Bit 2 (TERI) of the modem status register indicates that RI has transitioned from a low to a high
level since the last read from the modem status register. If the modem status interrupt is enabled when this
transition occurs, an interrupt is generated.
RTS
32
O
Request to send. When active, RTS informs the modem or data set that the ACE is ready to receive data. RTS
is set to the active level by setting the RTS modem control register bit and is set to the inactive (high) level either
as a result of a master reset or during loop mode operations or by clearing bit 1 (RTS) of the MCR. In the
auto-RTS mode, RTS is set to the inactive level by the receiver threshold control logic.
RXRDY
29
O
Receiver ready. Receiver direct memory access (DMA) signalling is available with RXRDY. When operating
in the FIFO mode, one of two types of DMA signalling can be selected using the FIFO control register bit 3
(FCR3). When operating in the TL16C450 mode, only DMA mode 0 is allowed. Mode 0 supports single-transfer
DMA in which a transfer is made between CPU bus cycles. Mode 1 supports multitransfer DMA in which
multiple transfers are made continuously until the receiver FIFO has been emptied. In DMA mode 0 (FCR0 = 0
or FCR0 = 1, FCR3 = 0), when there is at least one character in the receiver FIFO or receiver holding register,
RXRDY is active (low). When RXRDY has been active but there are no characters in the FIFO or holding
register, RXRDY goes inactive (high). In DMA mode 1 (FCR0 = 1, FCR3 = 1), when the trigger level or the
time-out has been reached, RXRDY goes active (low); when it has been active but there are no more
characters in the FIFO or holding register, it goes inactive (high).
SIN
7
I
Serial data input. SIN is serial data input from a connected communications device
SOUT
8
O
Serial data output. SOUT is composite serial data output to a connected communication device. SOUT is set
to the marking (high) level as a result of master reset.
TXRDY
23
O
Transmitter ready. Transmitter DMA signalling is available with TXRDY. When operating in the FIFO mode,
one of two types of DMA signalling can be selected using FCR3. When operating in the TL16C450 mode, only
DMA mode 0 is allowed. Mode 0 supports single-transfer DMA in which a transfer is made between CPU bus
cycles. Mode 1 supports multitransfer DMA in which multiple transfers are made continuously until the transmit
FIFO has been filled.
VCC
42
2.25-V to 5.5-V power supply voltage
VSS
18
Supply common
WR1
WR2
16
17
I
Write inputs. When either WR1 or WR2 is active (low or high, respectively) and while the ACE is selected, the
CPU is allowed to write control words or data into a selected ACE register. Only one of these inputs is required
to transfer data during a write operation; the other input must be tied to its inactive level (i.e., WR2 tied low or
WR1 tied high).
XIN
XOUT
14
15
I/O
External clock. XIN and XOUT connect the ACE to the main timing reference (clock or crystal).


Nº de peça semelhante - TL16C550DIPT

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Texas Instruments
TL16C550DIPT TI-TL16C550DIPT Datasheet
1Mb / 54P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH AUTOFLOW CONTROL
TL16C550DIPTG4 TI-TL16C550DIPTG4 Datasheet
1Mb / 54P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH AUTOFLOW CONTROL
TL16C550DIPTR TI-TL16C550DIPTR Datasheet
1Mb / 54P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH AUTOFLOW CONTROL
TL16C550DIPTRG4 TI-TL16C550DIPTRG4 Datasheet
1Mb / 54P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH AUTOFLOW CONTROL
More results

Descrição semelhante - TL16C550DIPT

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Texas Instruments
TL16C550C TI-TL16C550C Datasheet
554Kb / 39P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH AUTOFLOW CONTROL
TL16C550C TI1-TL16C550C_12 Datasheet
1,020Kb / 43P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH AUTOFLOW CONTROL
TL16C550D TI-TL16C550D_09 Datasheet
1Mb / 54P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH AUTOFLOW CONTROL
TL16C750 TI-TL16C750 Datasheet
511Kb / 35P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH 64-BYTE FIFOs AND AUTOFLOW CONTROL
TL16PNP550A TI1-TL16PNP550A_08 Datasheet
558Kb / 40P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH PLUG-AND-PLAY (PnP) AND AUTOFLOW CONTROL
TL16PNP550A TI-TL16PNP550A Datasheet
553Kb / 40P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH PLUG-AND-PLAY (PnP) AND AUTOFLOW CONTROL
TL16C450 TI-TL16C450 Datasheet
350Kb / 25P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT
TL16C554 TI-TL16C554 Datasheet
478Kb / 33P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT
TL16C554A TI-TL16C554A Datasheet
605Kb / 10P
[Old version datasheet]   ASYNCHRONOUS-COMMUNICATIONS ELEMENT
TL16C550A TI-TL16C550A Datasheet
434Kb / 31P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


Folha de dados Download

Go To PDF Page


Ligação URL




Privacy Policy
ALLDATASHEETPT.COM
ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com