Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

AD8021 Folha de dados(PDF) 8 Page - Analog Devices

Nome de Peças AD8021
Descrição Electrónicos  Dual 8-,10-,12-Bit High Bandwidth Multiplying DACs with Serial Interface
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  AD [Analog Devices]
Página de início  http://www.analog.com
Logo AD - Analog Devices

AD8021 Folha de dados(HTML) 8 Page - Analog Devices

Back Button AD8021 Datasheet HTML 4Page - Analog Devices AD8021 Datasheet HTML 5Page - Analog Devices AD8021 Datasheet HTML 6Page - Analog Devices AD8021 Datasheet HTML 7Page - Analog Devices AD8021 Datasheet HTML 8Page - Analog Devices AD8021 Datasheet HTML 9Page - Analog Devices AD8021 Datasheet HTML 10Page - Analog Devices AD8021 Datasheet HTML 11Page - Analog Devices AD8021 Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 32 page
background image
AD5429/AD5439/AD5449
Rev. 0 | Page 8 of 32
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
1
2
3
4
5
6
7
8
NC = NO CONNECT
16
15
14
13
12
11
10
9
IOUT2A
RFBA
VREFA
SCLK
LDAC
GND
IOUT1A
IOUT2B
RFBB
VREFB
SYNC
SDIN
SDO
CLR
VDD
IOUT1B
AD5429/
AD5439/
AD5449
TOP VIEW
(Not to Scale)
Figure 5. Pin Configuration
Table 4. Pin Function Descriptions
Pin No.
Mnemonic
Function
1
IOUT1A
DAC A Current Output.
2
IOUT2A
DAC A Analog Ground. This pin should typically be tied to the analog ground of the system, but can be biased to
achieve single-supply operation.
3
RFBA
DAC Feedback Resistor Pin. Establish voltage output for the DAC by connecting to an external amplifier output.
4
VREFA
DAC A Reference Voltage Input Pin.
5
GND
Ground Pin.
6
LDAC
Load DAC Input. Allows asynchronous or synchronous updates to the DAC output. The DAC is asynchronously
updated when this signal goes low. Alternatively, if this line is held permanently low, an automatic or synchronous
update mode is selected whereby the DAC is updated on the 16th clock falling edge when the device is in
standalone mode, or on the rising edge of SYNC when in daisy-chain mode.
7
SCLK
Serial Clock Input. By default, data is clocked into the input shift register on the falling edge of the serial clock
input. Alternatively, by means of the serial control bits, the device can be configured such that data is clocked into
the shift register on the rising edge of SCLK.
8
SDIN
Serial Data Input. Data is clocked into the 16-bit input register on the active edge of the serial clock input. By
default, on power-up, data is clocked into the shift register on the falling edge of SCLK. The control bits allow the
user to change the active edge to rising edge.
9
SDO
Serial Data Output. This allows a number of parts to be daisy-chained. By default, data is clocked into the shift
register on the falling edge and out via SDO on the rising edge of SCLK. Data is always clocked out on the
alternate edge to loading data to the shift register. Writing the readback control word to the shift register makes
the DAC register contents available for readback on the SDO pin, clocked out on the next 16 opposite clock edges
to the active clock edge.
10
SYNC
Active Low Control Input. This is the frame synchronization signal for the input data. When SYNC goes low, it
powers on the SCLK and DIN buffers, and the input shift register is enabled. Data is loaded to the shift register on
the active edge of the following clocks. In standalone mode, the serial interface counts clocks, and data is latched
to the shift register on the16th active clock edge.
11
CLR
Active Low Control Input. This pin clears the DAC output, input, and DAC registers. Configuration mode allows the
user to enable the hardware CLR pin as a clear to zero scale or midscale as required.
12
VDD
Positive Power Supply Input. These parts can be operated from a supply of 2.5 V to 5.5 V.
13
VREFB
DAC B Reference Voltage Input Pin.
14
RFBB
DAC B Feedback Resistor Pin. Establish voltage output for the DAC by connecting to an external amplifier output.
15
IOUT2B
DAC B Analog Ground. This pin typically should be tied to the analog ground of the system, but can be biased to
achieve single-supply operation.
16
IOUT1B
DAC B Current Output.


Nº de peça semelhante - AD8021

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Analog Devices
AD8021 AD-AD8021 Datasheet
467Kb / 20P
   Low Noise, High Speed Amplifier for 16-Bit Systems
REV. D
AD8021 AD-AD8021 Datasheet
405Kb / 20P
   Dual-Current Output, Parallel Input, 16-/14-Bit Multiplying DACs with 4-Quadrant Resistors
REV. D
AD8021 AD-AD8021 Datasheet
868Kb / 32P
   14-Bit, 1 MSPS, Differential, Programmable Input PulSAR ADC
REV. 0
AD8021 AD-AD8021 Datasheet
585Kb / 28P
   Low Noise, High Speed Amplifier for 16-Bit Systems
Rev. F
AD8021 AD-AD8021 Datasheet
515Kb / 28P
   1 nV/?숰z, Low Power, Rail-to-Rail Output Amplifiers
REV. 0
More results

Descrição semelhante - AD8021

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Analog Devices
AD5449YRUZ AD-AD5449YRUZ Datasheet
619Kb / 32P
   Dual 8-/10-/12-Bit, High Bandwidth, Multiplying DACs with Serial Interface
REV. C
AD5429 AD-AD5429_13 Datasheet
717Kb / 28P
   Dual 8-/10-/12-Bit, High Bandwidth, Multiplying DACs with Serial Interface
Rev. E
AD5449 AD-AD5449_15 Datasheet
939Kb / 29P
   Dual 8-/10-/12-Bit, High Bandwidth, Multiplying DACs with Serial Interface
Rev. E
AD5429 AD-AD5429_15 Datasheet
939Kb / 29P
   Dual 8-/10-/12-Bit, High Bandwidth, Multiplying DACs with Serial Interface
Rev. E
AD5439 AD-AD5439_15 Datasheet
939Kb / 29P
   Dual 8-/10-/12-Bit, High Bandwidth, Multiplying DACs with Serial Interface
Rev. E
AD5432 AD-AD5432_15 Datasheet
987Kb / 25P
   8-/10-/12-Bit High Bandwidth Multiplying DACs with Serial Interface
Rev. G
AD5443 AD-AD5443_15 Datasheet
987Kb / 25P
   8-/10-/12-Bit High Bandwidth Multiplying DACs with Serial Interface
Rev. G
AD5426 AD-AD5426_15 Datasheet
987Kb / 25P
   8-/10-/12-Bit High Bandwidth Multiplying DACs with Serial Interface
Rev. G
AD5426 AD-AD5426 Datasheet
553Kb / 24P
   8-/10-/12-Bit High Bandwidth Multiplying DACs with Serial Interface
REV. 0
AD5426 AD-AD5426_13 Datasheet
754Kb / 24P
   8-/10-/12-Bit High Bandwidth Multiplying DACs with Serial Interface
Rev. G
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Folha de dados Download

Go To PDF Page


Ligação URL




Privacy Policy
ALLDATASHEETPT.COM
ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com