Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

74HCT7030 Folha de dados(PDF) 2 Page - NXP Semiconductors

Nome de Peças 74HCT7030
Descrição Electrónicos  9-bit x 64-word FIFO register; 3-state
Download  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  PHILIPS [NXP Semiconductors]
Página de início  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74HCT7030 Folha de dados(HTML) 2 Page - NXP Semiconductors

  74HCT7030 Datasheet HTML 1Page - NXP Semiconductors 74HCT7030 Datasheet HTML 2Page - NXP Semiconductors 74HCT7030 Datasheet HTML 3Page - NXP Semiconductors 74HCT7030 Datasheet HTML 4Page - NXP Semiconductors 74HCT7030 Datasheet HTML 5Page - NXP Semiconductors 74HCT7030 Datasheet HTML 6Page - NXP Semiconductors 74HCT7030 Datasheet HTML 7Page - NXP Semiconductors 74HCT7030 Datasheet HTML 8Page - NXP Semiconductors 74HCT7030 Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 22 page
background image
December 1990
2
Philips Semiconductors
Product specification
9-bit x 64-word FIFO register; 3-state
74HC/HCT7030
FEATURES
• Synchronous or asynchronous operation
• 3-state outputs
• Master-reset input to clear control functions
• 33 MHz (typ.) shift-in, shift-out rates with or without flags
• Very low power consumption
• Cascadable to 25 MHz (typ.)
• Readily expandable in word and bit dimensions
• Pinning arranged for easy board layout: input pins
directly opposite output pins
• Output capability: standard
• ICC category: LSI
GENERAL DESCRIPTION
The 74HC/HCT7030 are high-speed Si-gate CMOS
devices specified in compliance with JEDEC standard
no. 7A.
The 74HC/HCT7030 is an expandable, First-In First-Out
(FIFO) memory organized as 64 words by 9 bits. A 33 MHz
data-rate makes it ideal for high-speed applications. Even
at high frequencies, the ICC dynamic is very low
(fmax = 18 MHz; VCC = 5 V produces a dynamic ICC of
80 mA). If the device is not continuously operating at fmax,
then ICC will decrease proportionally.
With separate controls for shift-in (SI) and shift-out (SO),
reading and writing operations are completely
independent, allowing synchronous and asynchronous
data transfers. Additional controls include a master-reset
input (MR) and an output enable input (OE). Flags for
data-in-ready (DIR) and data-out-ready (DOR) indicate the
status of the device.
Devices can be interconnected easily to expand word and
bit dimensions. All output pins are directly opposite the
corresponding input pins thus simplifying board layout in
expanded applications.
INPUTS AND OUTPUTS
Data inputs (D0 to D8)
As there is no weighting of the inputs, any input can be
assigned as the MSB. The size of the FIFO memory can
be reduced from the 9
× 64 configuration, i.e. 8 × 64,
7
× 64, down to 1 × 64, by tying unused data input pins to
VCC or GND.
Data outputs (Q0 to Q8)
As there is no weighting of the outputs, any output can be
assigned as the MSB. The size of the FIFO memory can
be reduced from the 9
× 64 configuration as described for
data inputs. In a reduced format, the unused data output
pins must be left open circuit.
Master-reset (MR)
When MR is LOW, the control functions within the FIFO
are cleared, and data content is declared invalid. The
data-in-ready (DIR) flag is set HIGH and the
data-out-ready (DOR) flag is set LOW. The output stage
remains in the state of the last word that was shifted out,
or in the random state existing at power-up.
Status flag outputs (DIR, DOR)
Indication of the status of the FIFO is given by two status
flags, data-in-ready (DIR) and data-out-ready (DOR):
Shift-in control (SI)
Data is loaded into the input stage on a LOW-to-HIGH
transition of SI. A HIGH-to-LOW transition triggers an
automatic data transfer process (ripple through). If SI is
held HIGH during reset, data will be loaded at the rising
edge of the MR signal.
Shift-out control (SO)
A LOW-to-HIGH transition of SO causes the DOR flags to
go LOW. A HIGH-to-LOW transition of SO causes
upstream data to move into the output stage, and empty
locations to move towards the input stage (bubble-up).
Output enable (OE)
The outputs Q0 to Q8 are enabled when OE = LOW. When
OE = HIGH the outputs are in the high impedance
OFF-state.
DIR
= HIGH indicates the input stage is empty and
ready to accept valid data
DIR
= LOW indicates that the FIFO is full or that a
previous shift-in operation is not complete
(busy)
DOR = HIGH assures valid data is present at the
outputs Q0 to Q8 (does not indicate that new
data is awaiting transfer into the output stage)
DOR = LOW indicates the output stage is busy or
there is no valid data


Nº de peça semelhante - 74HCT7030

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
NXP Semiconductors
74HCT7046A PHILIPS-74HCT7046A Datasheet
490Kb / 38P
   Phase-locked-loop with lock detector
December 1990
74HCT7046A NXP-74HCT7046A Datasheet
453Kb / 38P
   Phase-locked-loop with lock detector
December 1990
74HCT7080 PHILIPS-74HCT7080 Datasheet
52Kb / 8P
   16-bit even/odd parity generator/checker
December 1990
More results

Descrição semelhante - 74HCT7030

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
NXP Semiconductors
74HC7404 PHILIPS-74HC7404 Datasheet
131Kb / 28P
   5-Bit x 64-word FIFO register; 3-state
September 1993
74HC7403 PHILIPS-74HC7403 Datasheet
163Kb / 28P
   4-Bit x 64-word FIFO register; 3-state
September 1993
74HC7403-Q100 NXP-74HC7403-Q100 Datasheet
299Kb / 32P
   4-bit x 64-word FIFO register; 3-state
Rev. 1-21 September 2012
74HC40105 PHILIPS-74HC40105 Datasheet
200Kb / 25P
   4-bit x 16-word FIFO register
1998 Jan 23
logo
STMicroelectronics
M54HC670 STMICROELECTRONICS-M54HC670 Datasheet
264Kb / 12P
   4 WORD X 4 BIT REGISTER FILE 3 STATE
M74HC670 STMICROELECTRONICS-M74HC670 Datasheet
482Kb / 11P
   4 WORD x 4 BIT REGISTER FILE (3 STATE)
logo
Sharp Corporation
LH5481 SHARP-LH5481 Datasheet
125Kb / 16P
   Cascadable 64 x 8 FIFO Cascadable 64 x 9 FIFO
logo
Cypress Semiconductor
CY7C408A-409A CYPRESS-CY7C408A-409A Datasheet
344Kb / 16P
   64 x 8 Cascadable FIFO 64 x 9 Cascadable FIFO
logo
Toshiba Semiconductor
TC74HC40105AP TOSHIBA-TC74HC40105AP Datasheet
467Kb / 11P
   4 Bit 횞 16 Word FIFO Register
logo
Renesas Technology Corp
M66288FP RENESAS-M66288FP Datasheet
511Kb / 24P
   262144-word x 8-bit x 3-FIFO MEMORY
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


Folha de dados Download

Go To PDF Page


Ligação URL




Privacy Policy
ALLDATASHEETPT.COM
ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com