Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

FIN224AC_0611 Folha de dados(PDF) 5 Page - Fairchild Semiconductor

Nome de Peças FIN224AC_0611
Descrição Electrónicos  uSerDes 22-Bit Bi-Directional Serializer/Deserializer
Download  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  FAIRCHILD [Fairchild Semiconductor]
Página de início  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

FIN224AC_0611 Folha de dados(HTML) 5 Page - Fairchild Semiconductor

  FIN224AC_0611 Datasheet HTML 1Page - Fairchild Semiconductor FIN224AC_0611 Datasheet HTML 2Page - Fairchild Semiconductor FIN224AC_0611 Datasheet HTML 3Page - Fairchild Semiconductor FIN224AC_0611 Datasheet HTML 4Page - Fairchild Semiconductor FIN224AC_0611 Datasheet HTML 5Page - Fairchild Semiconductor FIN224AC_0611 Datasheet HTML 6Page - Fairchild Semiconductor FIN224AC_0611 Datasheet HTML 7Page - Fairchild Semiconductor FIN224AC_0611 Datasheet HTML 8Page - Fairchild Semiconductor FIN224AC_0611 Datasheet HTML 9Page - Fairchild Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 23 page
background image
© 2006 Fairchild Semiconductor Corporation
www.fairchildsemi.com
FIN224AC Rev.1.1.2
5
Control Logic Circuitry
The FIN224AC has the ability to be used as a 22-bit seri-
alizer or a 22-bit deserializer. Pins S1 and S2 must be
set to accommodate the clock reference input frequency
range of the serializer. Table 1 shows the pin program-
ming of these options based on the S1 and S2 control
pins. The DIRI pin controls whether the device is a serial-
izer or a deserializer. When DIRI is asserted LOW, the
device is configured as a deserializer. When the DIRI pin
is asserted HIGH, the device is configured as a serial-
izer. Changing the state on the DIRI signal reverses the
direction of the I/O signals and generate the opposite
state signal on DIRO. For unidirectional operation the
DIRI pin should be hardwired to the HIGH or LOW state
and the DIRO pin should be left floating. For bi-direc-
tional operation, the DIRI of the master device is driven
by the system and the DIRO signal of the master is used
to drive the DIRI of the slave device.
Serializer/Deserializer with Dedicated I/O Variation
The serialization and deserialization circuitry is set up for
24 bits. Because of the dedicated inputs and outputs,
only 22 bits of data are ever serialized or deserialized.
Regardless of the mode of operation, the serializer is
always sending 24 bits of data plus 2 boundary bits and
the deserializer is always receiving 24 bits of data and 2
word boundary bits. Bits 23 and 24 of the serializer
always contain the value of zero and are discarded by
the deserializer. DP[21:22] input to the serializer is dese-
rialized to DP[23:24] respectively.
Turn-Around Functionality
The device passes and inverts the DIRI signal through
the device asynchronously to the DIRO signal. Care
must be taken by the system designer to ensure that no
contention occurs between the deserializer outputs and
the other devices on this port. Optimally the peripheral
device driving the serializer should be put into a HIGH-
impedance state prior to the DIRI signal being asserted.
When a device with dedicated data outputs turns from a
deserializer to a serializer, the dedicated outputs remain
at the last logical value asserted. This value only
changes if the device is once again turned around into a
deserializer and the values are overwritten.
Power-Down Mode: (Mode 0)
Mode 0 is used for powering down and resetting the
device. When both of the mode signals are driven to a
LOW state, the PLL and references are disabled, differ-
ential input buffers are shut off, differential output buffers
are placed into a HIGH-impedance state, LVCMOS out-
puts are placed into a HIGH-impedance state, and LVC-
MOS inputs are driven to a valid level internally.
Additionally all internal circuitry is reset. The loss of
CKREF state is also enabled to ensure that the PLL only
powers-up if there is a valid CKREF signal.
In a typical application mode, signals of the device do not
change states other than between the desired frequency
range and the power-down mode. This allows for sys-
tem-level power-down functionality to be implemented
via a single wire for a SerDes pair. The S1 and S2 selec-
tion signals that have their operating mode driven to a
“logic 0” should be hardwired to GND. The S1 and S2
signals that have their operating mode driven to a “logic
1” should be connected to a system-level power-down or
reset signal.
Table 1. Control Logic Circuitry
Mode
Number
S2
S1
DIRI
Description
0
0
0
x
Power-Down Mode
1
0
1
1
22-Bit Serializer 2MHz to 5MHz CKREF
0
1
0
22-Bit Deserializer
2
1
0
1
22-Bit Serializer 5MHz to 15MHz CKREF
1
0
0
22-Bit Deserializer
3
1
1
1
22-Bit Serializer 10MHz to 26MHz CKREF (Divide by 2 Serial Data)
(Note: FIN224C required for RGB applications)
1
1
0
22-Bit Deserializer


Nº de peça semelhante - FIN224AC_0611

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Fairchild Semiconductor
FIN224AC FAIRCHILD-FIN224AC_08 Datasheet
1Mb / 19P
   22-Bit Bi-Directional Serializer/Deserializer
More results

Descrição semelhante - FIN224AC_0611

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Fairchild Semiconductor
FIN224AC FAIRCHILD-FIN224AC Datasheet
539Kb / 23P
   USerDes 22-Bit Bi-Directional Serializer/Deserializer
FIN24AC FAIRCHILD-FIN24AC_07 Datasheet
389Kb / 25P
   22-Bit Bi-Directional Serializer/Deserializer
FIN24C FAIRCHILD-FIN24C Datasheet
758Kb / 22P
   uSerDes Low Voltage 24-Bit Bi-Directional Serializer/Deserializer
FIN224AC FAIRCHILD-FIN224AC_08 Datasheet
1Mb / 19P
   22-Bit Bi-Directional Serializer/Deserializer
FIN224AC FAIRCHILD-FIN224AC_11 Datasheet
1Mb / 19P
   22-Bit Bi-Directional Serializer/Deserializer
FIN24C FAIRCHILD-FIN24C_06 Datasheet
449Kb / 25P
   uSerDes?줝ow-Voltage 24-Bit Bi-Directional Serializer/Deserializer
FIN24AC FAIRCHILD-FIN24AC Datasheet
708Kb / 21P
   USerDesTM 22-Bit Bi-Directional Serializer/Deserializer
FIN12AC FAIRCHILD-FIN12AC_06 Datasheet
514Kb / 24P
   uSerDes Low-Voltage 12-Bit Bi-Directional Serializer/Deserializer with Multiple Frequency Ranges
FIN12AC FAIRCHILD-FIN12AC_08 Datasheet
642Kb / 21P
   Low-Voltage 12-Bit Bi-Directional Serializer/Deserializer with Multiple Frequency Ranges
FIN12AC FAIRCHILD-FIN12AC Datasheet
1Mb / 21P
   Low Voltage 12-Bit Bi-Directional Serializer/Deserializer with Multiple Frequency Ranges (Preliminary)
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


Folha de dados Download

Go To PDF Page


Ligação URL




Privacy Policy
ALLDATASHEETPT.COM
ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com