Os motores de busca de Datasheet de Componentes eletrônicos |
|
ST24C08B1TR Folha de dados(PDF) 6 Page - STMicroelectronics |
|
ST24C08B1TR Folha de dados(HTML) 6 Page - STMicroelectronics |
6 / 16 page The 4 most significant bits of the device select code are the device type identifier, corresponding to the I2C bus definition. For these memories the 4 bits are fixed as 1010b. The following bit identifies the specific memory on the bus. It is matched to the chip enable signal E. Thus up to 2 x 8K memories can be connected on the same bus giving a mem- ory capacity total of 16 Kbits. After a START condi- tion any memory on the bus will identify the device code and compare the following bit to its chip enable input E. The 6th and 7th bits sent, select the block number (one block = 256 bytes). The 8th bit sent is the read or write bit (RW), this bit is set to ’1’ for read and ’0’ for write operations. If a match is found, the corre- sponding memory will acknowledge the identifica- tion on the SDA bus during the 9th bit time. Input Rise and Fall Times ≤ 50ns Input Pulse Voltages 0.2VCC to 0.8VCC Input and Output Timing Ref. Voltages 0.3VCC to 0.7VCC Table 8. AC Measurement Conditions AI00825 0.8VCC 0.2VCC 0.7VCC 0.3VCC Figure 4. AC Testing Input Output Waveforms DEVICE OPERATION (cont’d) Symbol Alt Parameter Min Max Unit tCH1CH2 tR Clock Rise Time 1 µs tCL1CL2 tF Clock Fall Time 300 ns tDH1DH2 tR Input Rise Time 1 µs tDL1DL1 tF Input Fall Time 300 ns tCHDX (1) tSU:STA Clock High to Input Transition 4.7 µs tCHCL tHIGH Clock Pulse Width High 4 µs tDLCL tHD:STA Input Low to Clock Low (START) 4 µs tCLDX tHD:DAT Clock Low to Input Transition 0 µs tCLCH tLOW Clock Pulse Width Low 4.7 µs tDXCX tSU:DAT Input Transition to Clock Transition 250 ns tCHDH tSU:STO Clock High to Input High (STOP) 4.7 µs tDHDL tBUF Input High to Input Low (Bus Free) 4.7 µs tCLQV (2) tAA Clock Low to Next Data Out Valid 0.3 3.5 µs tCLQX tDH Data Out Hold Time 300 ns fC fSCL Clock Frequency 100 kHz tW (3) tWR Write Time 10 ms Notes: 1. For a reSTART condition, or following a write cycle. 2. The minimum value delays the falling/rising edge of SDA away from SCL = 1 in order to avoid unwanted START and/or STOP conditions. 3. In the Multibyte Write mode only, if accessed bytes are on two consecutive 8 bytes rows (6 address MSB are not constant) the maximum programming time is doubled to 20ms. Table 7. AC Characteristics (TA = 0 to 70 °C, –20 to 85°C or –40 to 85°C; VCC = 3V to 5.5V or 2.5V to 5.5V) 6/16 ST24/25C08, ST24/25W08 |
Nº de peça semelhante - ST24C08B1TR |
|
Descrição semelhante - ST24C08B1TR |
|
|
Ligação URL |
Privacy Policy |
ALLDATASHEETPT.COM |
ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |