Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

TL16PC564BLVPZ Folha de dados(PDF) 5 Page - Texas Instruments

Nome de Peças TL16PC564BLVPZ
Descrição Electrónicos  PCMCIA UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER
Download  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  TI [Texas Instruments]
Página de início  http://www.ti.com
Logo TI - Texas Instruments

TL16PC564BLVPZ Folha de dados(HTML) 5 Page - Texas Instruments

  TL16PC564BLVPZ Datasheet HTML 1Page - Texas Instruments TL16PC564BLVPZ Datasheet HTML 2Page - Texas Instruments TL16PC564BLVPZ Datasheet HTML 3Page - Texas Instruments TL16PC564BLVPZ Datasheet HTML 4Page - Texas Instruments TL16PC564BLVPZ Datasheet HTML 5Page - Texas Instruments TL16PC564BLVPZ Datasheet HTML 6Page - Texas Instruments TL16PC564BLVPZ Datasheet HTML 7Page - Texas Instruments TL16PC564BLVPZ Datasheet HTML 8Page - Texas Instruments TL16PC564BLVPZ Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 33 page
background image
TL16PC564B, TL16PC564BLV
PCMCIA UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER
SLLS225A – MARCH 1996 – REVISED FEBRUARY 1998
5
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Terminal Functions
TERMINAL
INTER-
I/O
DESCRIPTION
NAME
NO.
INTER
FACE†
I/O
DESCRIPTION
HA0
HA1
HA2
HA3
HA4
HA5
HA6
HA7
HA8
HA9
78
79
81
82
83
84
85
87
90
92
H
I
The 10-bit address bus addresses the attribute memory (bits 1 – 8) and addresses the internal
UART as either PCMCIA I/O (bits 0 – 2) or as a standard COM port (bits 0 – 9).
HD0
HD1
HD2
HD3
HD4
HD5
HD6
HD7
77
76
75
100
99
98
96
95
H
I/O
The 8-bit bidirectional data bus transfers data to and from the attribute memory and the internal
UART.
INPACK
71
H
O
Input port acknowledge. INPACK is an active-low output signal that is asserted when the card
responds to an I/O read cycle at the address on the HA bus.
IORD
63
H
I
I/O read strobe. IORD is an active-low input signal activated to read data from the card I/O space.
The REG signal and at least one of the card enable inputs (CE1, CE2) must also be active for the
I/O transfer to take place. This signal has an internal pullup resistor.
IOWR
64
H
I
I/O write strobe. IORW is an active-low input signal activated to write data to the card I/O space.
The REG signal and at least one of the card enable inputs (CE1, CE2) must also be active for the
I/O transfer to take place. This signal has an internal pullup resistor.
IREQ
88
H
O
Interrupt request. IREQ is an active-low output signal asserted by the card to indicate to the host
CPU that a card device requires host software service. This signal doubles as READY/BUSY
during power-up initialization.
IRQ
27
S
O
Interrupt request. This active-high IRQ to the subsystem indicates a host CPU write to attribute
memory has occurred.
NANDOUT
12
M
O
This is a production test output.
OE
93
H
I
Output enable. OE is an active-low input signal used to gate memory read data from the card. This
signal has an internal pullup resistor.
OUT1
OUT2
37
44
U
O
Output 1 and output 2 are active-low signals. OUT1 and OUT2 are user-defined output terminals
that are set to their active state by setting respective MCR bits (OUT1 and OUT2) high. OUT1 and
OUT2 are set to their inactive (high) state as a result of a reset, doing loop-mode operation, or by
resetting bit 2 (OUT1) or bit 3 (OUT2) of the MCR. This signal has an open-drain outputs.
RCLK
40
U
I
Receiver clock. RCLK is the 16
×-baud-rate clock input for the receiver section of the UART.
RD(DS)
29
S
I
Read enable or data strobe input. RD(DS) is the active-low read enable in the Intel mode and the
active-low data strobe in the Zilog mode.
REG
73
H
I
Attribute memory select. This active-low input signal is generated by the host CPU and accesses
attribute memory (OE and WE active) and I/O space (IORD or IOWR active). PCMCIA common
memory access is excluded. This signal has an internal pullup resistor and hysteresis on the input
buffer.
RESET
67
H
I
Reset. RESET is an active-high input that serves as the master reset for the device. RESET clears
the UART, placing the card in an unconfigured state. This signal has an internal pullup resistor.
RI
50
U
I
Ring indicator. RI is an active-low modem status signal whose condition can be checked by reading
bit 6 (RI) of the MSR. The trailing-edge ring indicator (TERI) bit 2 of the MSR indicates that RI has
transitioned from a low to a high state since the last read from the MSR. If the modem status
interrupt is enabled when this transition occurs, an interrupt is generated.
† Host = H, Subsystem = S, UART = U, Miscellaneous = M


Nº de peça semelhante - TL16PC564BLVPZ

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Texas Instruments
TL16PC564BLVI TI-TL16PC564BLVI Datasheet
525Kb / 34P
[Old version datasheet]   PCMCIA UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER
TL16PC564BLVI TI1-TL16PC564BLVI Datasheet
711Kb / 35P
[Old version datasheet]   PCMCIA UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER
TL16PC564BLVIPZ TI1-TL16PC564BLVIPZ Datasheet
711Kb / 35P
[Old version datasheet]   PCMCIA UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER
TL16PC564BLVIPZG4 TI1-TL16PC564BLVIPZG4 Datasheet
711Kb / 35P
[Old version datasheet]   PCMCIA UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER
TL16PC564BLVI TI1-TL16PC564BLVI_16 Datasheet
711Kb / 35P
[Old version datasheet]   PCMCIA UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER
More results

Descrição semelhante - TL16PC564BLVPZ

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Texas Instruments
TL16PC564BLVI TI-TL16PC564BLVI Datasheet
525Kb / 34P
[Old version datasheet]   PCMCIA UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER
TL16PC564BLVI TI1-TL16PC564BLVI_16 Datasheet
711Kb / 35P
[Old version datasheet]   PCMCIA UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER
logo
List of Unclassifed Man...
H8250 ETC-H8250 Datasheet
49Kb / 7P
   Universal Asynchronous Receiver/Transmitter
logo
Altera Corporation
A6402 ALTERA-A6402 Datasheet
228Kb / 8P
   Universal Asynchronous Receiver/Transmitter
logo
Winbond
W86C450 WINBOND-W86C450 Datasheet
1Mb / 28P
   UNIVERSAL ASYNCHRONOUS RECEIVER /TRANSMITTER
logo
TelCom Semiconductor, I...
AY-3-1013A TELCOM-AY-3-1013A Datasheet
775Kb / 13P
   UNIVERSAL ASYNCHRONOUS RECEIVER / TRANSMITTER
logo
Altera Corporation
A16450 ALTERA-A16450 Datasheet
282Kb / 16P
   Universal Asynchronous Receiver/Transmitter
logo
Texas Instruments
PC16550D TI1-PC16550D_15 Datasheet
482Kb / 33P
[Old version datasheet]   Universal Asynchronous Receiver/Transmitter
logo
InnovASIC, Inc
IA16450 INNOVASIC-IA16450 Datasheet
97Kb / 10P
   Universal Asynchronous Receiver/Transmitter
logo
A1 PROs co., Ltd.
EI16C450 A1PROS-EI16C450 Datasheet
1Mb / 1P
   Universal Asynchronous Receiver Transmitter(UART)
06/15/99
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


Folha de dados Download

Go To PDF Page


Ligação URL




Privacy Policy
ALLDATASHEETPT.COM
ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com