Os motores de busca de Datasheet de Componentes eletrônicos |
|
MC-45D16CD641KS-C80 Folha de dados(PDF) 1 Page - Elpida Memory |
|
MC-45D16CD641KS-C80 Folha de dados(HTML) 1 Page - Elpida Memory |
1 / 14 page Elpida Memory, Inc. 2001 C MOS INTEGRATED CIRCUIT MC-45D16CD641KS Document No. E0187N10 (Ver. 1.0) Date Published August 2001 (K) Printed in Japan PRELIMINARY DATA SHEET 16 M-WORD BY 64-BIT DDR SYNCHRONOUS DYNAMIC RAM MODULE (SO DIMM) The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local Elpida Memory, Inc. for availability and additional information. Elpida Memory, Inc. is a joint venture DRAM company of NEC Corporation and Hitachi, Ltd. Description The MC-45D16CD641KS is a 16,777,216 words by 64 bits DDR synchronous dynamic RAM module on which 8 pieces of 128M DDR SDRAM: µPD45D128164 are assembled. These modules provide high density and large quantities of memory in a small space without utilizing the surface- mounting technology on the printed circuit board. Decoupling capacitors are mounted on power supply line for noise reduction. Features • 16,777,216 words by 64 bits organization • Clock frequency Part number /CAS latency Clock frequency Module type (MAX.) MC-45D16CD641KS-C75 CL = 2.5 133 MHz DDR SDRAM CL = 2 100 MHz SO DIMM MC-45D16CD641KS-C80 CL = 2.5 125 MHz Design specification CL = 2 100 MHz Rev.1.0 compliant • Fully Synchronous Dynamic RAM with all signals except DM, DQS and DQ referenced to a positive clock edge • Double Data Rate interface Differential CLK (/CLK) input Data inputs and DM are synchronized with both edges of DQS Data outputs and DQS are synchronized with a cross point of CLK and /CLK • Quad internal banks operation • Possible to assert random column address in every clock cycle • Programmable Mode register set /CAS latency (2, 2.5) Burst length (2, 4, 8) Wrap sequence (Sequential / Interleave) • Automatic precharge and controlled precharge • CBR (Auto) refresh and self refresh • 2.5 V ± 0.2 V Power supply for VDD • 2.5 V ± 0.2 V Power supply for VDDQ • SSTL_2 compatible with all signals • 4,096 refresh cycles / 64 ms • Burst termination by Precharge command and Burst stop command • 200-pin dual in-line memory module (Pin pitch = 0.6 mm) • Unbuffered type • Serial PD |
Nº de peça semelhante - MC-45D16CD641KS-C80 |
|
Descrição semelhante - MC-45D16CD641KS-C80 |
|
|
Ligação URL |
Privacy Policy |
ALLDATASHEETPT.COM |
ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |