TDA18254AHN_SDS

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

Product short data sheet

Rev. 4 — 10 May 2011

3 of 8

NXP Semiconductors

TDA18254AHN

Cable Silicon Tuner

5.

Block diagram

6.

Limiting values

[1]

It withstands class IV of JEDEC standard.

7.

Abbreviations

Fig 1.

Block diagram

001aal335

46

LT

3

RF_IN

AGC1

AGC1bis

AGC2b

RF

SELECTIVITY

48

MTO1

6

MTO2

5

MTO3

TDA18254AHN

IF

SELECTIVITY

IF

AGC

LEVEL

CONTROL

INTERFACE

AS

SCL

SDA

22

35

36

SYNTHESIZER

VTLO

CPLO

14

15

CRYSTAL

OSCILLATOR

XTAL_P

XTAL_N

16

17

31

30

32

IFO_P

IFO_N

VIFAGC

19

20

XTO_P

XTO_N

mixer

Table 3.

Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol Parameter

Conditions

Min

Max

Unit

supply voltage

−0.3

+3.60

V

input voltage

−0.3

−0.3

+3.6

V

storage temperature

−40

+150

°C

junction temperature

-

105

°C

electrostatic discharge

voltage

EIA/JESD22-A114

(human body model)

2-

kV

EIA/JESD22-C101-C

(FCDM)

[1] 1.5

-

kV

Table 4.

Abbreviations

Acronym

Description

AGC

Automatic Gain Control

BOM

Bill Of Materials

FCDM

Field-Induced Charged-Device Model

IC

Integrated Circuit

ID

Identity