Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

AD1858JRS Folha de dados(PDF) 9 Page - Analog Devices

Nome de Peças AD1858JRS
Descrição Electrónicos  Stereo, Single Supply 16-, 18- and 20-Bit Sigma-Delta DACs
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  AD [Analog Devices]
Página de início  http://www.analog.com
Logo AD - Analog Devices

AD1858JRS Folha de dados(HTML) 9 Page - Analog Devices

Back Button AD1858JRS Datasheet HTML 5Page - Analog Devices AD1858JRS Datasheet HTML 6Page - Analog Devices AD1858JRS Datasheet HTML 7Page - Analog Devices AD1858JRS Datasheet HTML 8Page - Analog Devices AD1858JRS Datasheet HTML 9Page - Analog Devices AD1858JRS Datasheet HTML 10Page - Analog Devices AD1858JRS Datasheet HTML 11Page - Analog Devices AD1858JRS Datasheet HTML 12Page - Analog Devices AD1858JRS Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 16 page
background image
AD1857/AD1858
REV. 0
–9–
THEORY OF OPERATION
The AD1857/AD1858 offer the advantages of sigma-delta con-
version architectures (no component trims, low cost CMOS
process technology, superb low-level linearity performance) with
the advantages of conventional multibit R-2R resistive ladder
audio DACs (continuously variable sample rate support, jitter
tolerance, very low output noise, etc.).
The use of a multibit sigma-delta modulator means that the
AD1857/AD1858 generate dramatically lower amounts of out-
of-band noise energy, which greatly reduces the requirement on
post DAC filtering. The required post-filtering is integrated on
the AD1857/AD1858. The AD1857/AD1858’s multibit sigma-
delta modulator is also highly immune to digital substrate noise.
Serial Audio Data Interface
The serial audio data interface uses the bit clock (BCLK) simply
to clock the data into the AD1857/AD1858. The bit clock may
therefore be asynchronous to the L/
R clock. The left/right clock
(L
RCLK) is both a framing signal and the sample frequency
input to the interpolation filter. The left/
right clock must be
synchronous with MCLK, but may have any phase relationship
with respect to MCLK; L
RCLK is generally synchronously divided
down from MCLK. The SDATA input carries the serial stereo
digital audio in MSB first, twos-complement format.
Digital Interpolation Filter
The purpose of the interpolator is to “oversample” the input
data, i.e., to increase the sample rate so the first signal image is
moved out to the oversample frequency, which relaxes the
attenuation requirements on the analog reconstruction filter.
The AD1857/AD1858 interpolator increases the input data
sample rate by 128. The interpolation is performed using a
multistage FIR digital filter structure. The first stage is a droop
equalizer; the second and third stages are halfband filters; and
the fourth stage is a second-order comb filter. The FIR filter
implementation is multiplier-free, i.e., the multiplies are performed
using shift-and-add operations. The FIR filter coefficients have
been recoded in a canonical sign digit format to enable the use
of a compact arithmetic logic unit without a multiplier.
Multibit Sigma-Delta Modulator
The AD1857/AD1858 employ a 4-bit second-order sigma-delta
modulator. Whereas a traditional single-bit sigma-delta
modulator has two levels of quantization, the AD1857/AD1858’s
has 17 levels of quantization. Traditional single-bit sigma-delta
modulators sample the input signal at 64 times the input sample
rate; the AD1857/AD1858 sample the input signal at 128 times
the input sample rate. The additional quantization levels
combined with the high oversampling ratio means that the
AD1857/AD1858 DAC output spectrum contains dramatically
lower levels of out-of-band noise energy, which is a major
stumbling block with more traditional single-bit sigma-delta
architectures. This means that the post-DAC analog reconstruction
filter has reduced transition band steepness and attenuation
requirements, which directly equates to lower phase distortion.
Since the analog filtering generally establishes the noise and
distortion characteristic of the DAC, the reduced requirements
translate into better audio performance.
Multibit sigma-delta modulators bring an additional benefit:
they are essentially free of stability (and therefore potential loop
oscillation) problems. They are able to scale the output signal
to a wider range of the voltage reference, which can increase the
overall dynamic range of the converter.
The conventional problem limiting the performance of multibit
sigma-delta converters is the nonlinearity of the passive circuit
elements used to sum the quantization levels. Analog Devices has
developed (and received patents on) a revolutionary architecture
that overcomes the circuit element linearity problem that otherwise
limits the performance of multibit sigma-delta audio converters.
This new architecture provides the AD1857/AD1858 with the
same excellent differential nonlinearity and linearity drift (over
temperature and time) specifications as single bit sigma-delta
DACs.
The AD1857/AD1858’s multibit modulator has another
important advantage; it has a high immunity to substrate digital
noise. Substrate noise can be a significant problem in mixed-
signal designs, where it can produce intermodulation products
that fold down into the audio band. The AD1857/AD1858 are
approximately eight times less sensitive to digital substrate noise
(voltage reference noise injection) than equivalent single-bit
sigma-delta modulator based DACs.
Dither Generator
The AD1857/AD1858 include an on-chip dither generator that
is intended to further “whiten” the quantization noise introduced
by the multibit DAC. The dither has a triangular Probability
Distribution Function (PDF) characteristic, which is generally
considered to create the most favorable noise shaping of the
residual quantization noise. The AD1857/AD1858 are among the
first low cost IC audio DACs to include dithering.
Analog Filtering
The AD1857/AD1858 include a second-order switched
capacitor discrete time low-pass filter followed by a first-order
analog continuous time low-pass filter. These filters eliminate
the need for any additional off-chip external reconstruction
filtering. This on-chip switched capacitor analog filtering is
essential to reduce the deleterious effects of master clock jitter.
Digital De-Emphasis Processing
The AD1857/AD1858 include digital circuitry for implementing
the 50/15
µs de-emphasis frequency response characteristic. A
control pin DEEMP (Pin 5) enables de-emphasis when it is
asserted HI. The digital de-emphasis response assumes a sample
frequency of 44.1 kHz. The transfer function magnitude error
of this digital filter is less than
±0.1 dB (from 0 kHz to 20 kHz)
compared to a 50/15
µs continuous time filter. If the sample
frequency is not 44.1 kHz, the de-emphasis frequency response
will scale directly with frequency. The 44.1 kHz FS digital de-
emphasis frequency response is shown in Figure 8.
0
–10
F1
3.183
F2
10.61
T1 = 50µs
T2 = 15µs
FREQUENCY – kHz
Figure 8. Digital De-Emphasis Frequency Response


Nº de peça semelhante - AD1858JRS

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Analog Devices
AD1858JRS AD-AD1858JRS Datasheet
177Kb / 16P
   Stereo, Single Supply 16-, 18- and 20-Bit Sigma-Delta DACs
REV. 0
AD1858JRSRL AD-AD1858JRSRL Datasheet
177Kb / 16P
   Stereo, Single Supply 16-, 18- and 20-Bit Sigma-Delta DACs
REV. 0
More results

Descrição semelhante - AD1858JRS

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Analog Devices
AD1858 AD-AD1858_15 Datasheet
266Kb / 16P
   Stereo, Single Supply 16-, 18- and 20-Bit Sigma-Delta DACs
REV. 0
AD1857 AD-AD1857_15 Datasheet
266Kb / 16P
   Stereo, Single Supply 16-, 18- and 20-Bit Sigma-Delta DACs
REV. 0
AD1857JRSZ AD-AD1857JRSZ Datasheet
177Kb / 16P
   Stereo, Single Supply 16-, 18- and 20-Bit Sigma-Delta DACs
REV. 0
logo
STMicroelectronics
TDA7535 STMICROELECTRONICS-TDA7535_06 Datasheet
128Kb / 9P
   DELTA/SIGMA CASCADE 20 BIT STEREO DAC
logo
Texas Instruments
TLC320AD75C TI-TLC320AD75C Datasheet
211Kb / 43P
[Old version datasheet]   20-Bit Sigma-Delta Stereo ADA Circuit
logo
STMicroelectronics
TDA7535 STMICROELECTRONICS-TDA7535 Datasheet
160Kb / 9P
   DELTA/SIGMA CASCADE 20 BIT STEREO DAC
logo
Texas Instruments
TLC320AD75 TI1-TLC320AD75 Datasheet
224Kb / 43P
[Old version datasheet]   20-Bit Sigma-Delta Stereo ADA Circuit
logo
STMicroelectronics
TDA7535013TR STMICROELECTRONICS-TDA7535013TR Datasheet
157Kb / 12P
   Delta/sigma cascade 20 bit stereo DAC
logo
Cirrus Logic
CS5510 CIRRUS-CS5510 Datasheet
406Kb / 24P
   16-bit and 20-bit, 8-pin Sigma-Delta ADC
logo
Motorola, Inc
MC145073 MOTOROLA-MC145073 Datasheet
228Kb / 16P
   Dual 16-Bit Stereo Audio Sigma-Delta ADC
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Folha de dados Download

Go To PDF Page


Ligação URL




Privacy Policy
ALLDATASHEETPT.COM
ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com