Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

AD9888KSZ-140 Folha de dados(PDF) 10 Page - Analog Devices

Nome de Peças AD9888KSZ-140
Descrição Electrónicos  100 MSPS/140 MSPS/170 MSPS Analog Flat Panel Interface
Download  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  AD [Analog Devices]
Página de início  http://www.analog.com
Logo AD - Analog Devices

AD9888KSZ-140 Folha de dados(HTML) 10 Page - Analog Devices

Back Button AD9888KSZ-140 Datasheet HTML 6Page - Analog Devices AD9888KSZ-140 Datasheet HTML 7Page - Analog Devices AD9888KSZ-140 Datasheet HTML 8Page - Analog Devices AD9888KSZ-140 Datasheet HTML 9Page - Analog Devices AD9888KSZ-140 Datasheet HTML 10Page - Analog Devices AD9888KSZ-140 Datasheet HTML 11Page - Analog Devices AD9888KSZ-140 Datasheet HTML 12Page - Analog Devices AD9888KSZ-140 Datasheet HTML 13Page - Analog Devices AD9888KSZ-140 Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 36 page
background image
AD9888
Data Sheet
Rev. C | Page 10 of 36
Mnemonic
Description
Outputs
DRA[7:0]
Data Output, Red Channel, Port A.
DRB[7:0]
Data Output, Red Channel, Port B.
DGA[7:0]
Data Output, Green Channel, Port A.
DGB[7:0]
Data Output, Green Channel, Port B.
DBA[7:0]
Data Output, Blue Channel, Port A.
DBB[7:0]
Data Output, Blue Channel, Port B.
Each channel has two ports. When the part is operated in single-channel mode (channel mode bit (Register 0x15, Bit 7) = 0),
all data is presented to Port A, and Port B is placed in a high impedance state. Programming the channel mode bit to 1
establishes dual-channel mode, where pixels are alternately presented to Port A and Port B of each channel. These appear
simultaneously; two pixels are presented at the time of every second input pixel when the output mode bit (Register 0x15,
Bit 6) is set to 1 (parallel mode). When the output mode bit is set to 0, pixel data appear alternately on the two ports, one
new sample with each incoming pixel (interleaved mode). In dual-channel mode, the first pixel after HSYNC is routed to
Port A. The second pixel goes to Port B, the third to Port A, and so on. This can be reversed by setting the A/B invert control bit
(Register 0x15, Bit 5) to 1. The delay from the pixel sampling time to the output is fixed. When the sampling time is changed by
adjusting the clock phase adjust register (Register 0x04, Bits[7:3]), the output timing is shifted as well. The DATACK, DATACK,
and HSOUT outputs are also moved; therefore, the timing relationship among the signals is maintained.
DATACK,
DATACK
Data Output Clock, Data Output Clock Complement.
These are differential data clock output signals to be used to strobe the output data and HSOUT into external logic. They
are produced by the internal clock generator and are synchronous with the internal pixel sampling clock. When the AD9888 is
operated in single-channel mode, the output frequency is equal to the pixel sampling frequency. When operated in dual-
channel mode, the clock frequency is half the pixel frequency, as is the output data frequency. When the sampling time is
changed by adjusting the clock phase adjust register (Register 0x04, Bits[7:3]), the output timing is shifted as well. The data,
DATACK, DATACK, and HSOUT outputs are all moved; therefore, the timing relationship among the signals is maintained.
Either or both signals can be used, depending on the timing mode and interface design used.
HSOUT
Horizontal Sync Output.
This is a reconstructed, phase-aligned version of the HSYNC input. Both the polarity and duration of this output can be
programmed via serial bus registers. By maintaining alignment with DATACK, DATACK, and data, data timing with respect
to horizontal sync can always be determined.
VSOUT
Verical Sync Output.
SOGOUT
Sync-on-Green (SOG) Slicer Output.
This pin can be programmed to output either the sync-on-green slicer comparator or an unprocessed but delayed version
of the HSYNC input. See the sync processing block diagram (Figure 27) to view how this pin is connected. Note that other
than slicing off SOG, the output from this pin receives no other additional processing on the AD9888. VSYNC separation is
performed via the sync separator.
REF BYPASS
Internal Reference Bypass.
The absolute accuracy of this reference is ±4%, and the temperature coefficient is ±50 ppm, which is adequate for most
AD9888 applications. If higher accuracy is required, an external reference can be employed instead.
RMIDSCV
Red Channel Midscale Voltage Bypass.
BMIDSCV
Blue Channel Midscale Voltage Bypass.
These bypasses for the internal midscale voltage references should each be connected to ground through 0.1 μF capacitors.
The exact voltage varies with the gain setting of the blue channel.
FILT
External Filter Connection. For proper operation, the internal PLL that generates the pixel clock requires an external filter.
Connect the filter shown in Figure 9 to this pin. For optimal performance, minimize noise and parasitics on this node.
Power Supply
VD
Main Power Supply. These pins supply power to the main elements of the circuit. This supply should be as quiet and
filtered as possible.
VDD
Digital Output Power Supply.
A large number of output pins (up to 52) switching at high speed (up to 110 MHz) generates significant power supply
transients (noise). These supply pins are identified separately from the VD pins; therefore, special care must be taken to
minimize output noise transferred into the sensitive analog circuitry. If the AD9888 is interfacing with lower voltage logic,
VDD can be connected to a lower supply voltage (as low as 2.5 V) for compatibility.
PVD
Clock Generator Power Supply.
The most sensitive portion of the AD9888 is the clock generation circuitry. These pins provide power to the PLL generated pixel
clock and help the user design for optimal performance. The designer should provide noise-free power to these pins.


Nº de peça semelhante - AD9888KSZ-140

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Analog Devices
AD9888KS-100 AD-AD9888KS-100 Datasheet
249Kb / 32P
   100/140/170/205 MSPS Analog Flat Panel Interface
REV. A
AD9888KS-140 AD-AD9888KS-140 Datasheet
249Kb / 32P
   100/140/170/205 MSPS Analog Flat Panel Interface
REV. A
AD9888KS-170 AD-AD9888KS-170 Datasheet
249Kb / 32P
   100/140/170/205 MSPS Analog Flat Panel Interface
REV. A
AD9888KS-205 AD-AD9888KS-205 Datasheet
249Kb / 32P
   100/140/170/205 MSPS Analog Flat Panel Interface
REV. A
More results

Descrição semelhante - AD9888KSZ-140

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Analog Devices
AD9888 AD-AD9888_15 Datasheet
501Kb / 36P
   100 MSPS/140 MSPS/170 MSPS Analog Flat Panel Interface
REV. C
AD9884A AD-AD9884A_15 Datasheet
220Kb / 24P
   100 MSPS/140 MSPS Analog Flat Panel Interface
REV. C
AD9884A AD-AD9884A Datasheet
186Kb / 24P
   100 MSPS/140 MSPS Analog Flat Panel Interface
REV. B
AD9884AKSZ-140 AD-AD9884AKSZ-140 Datasheet
220Kb / 24P
   100 MSPS/140 MSPS Analog Flat Panel Interface
REV. C
AD9888 AD-AD9888 Datasheet
249Kb / 32P
   100/140/170/205 MSPS Analog Flat Panel Interface
REV. A
AD9883A AD-AD9883A Datasheet
229Kb / 28P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. B
AD9985 AD-AD9985_15 Datasheet
355Kb / 32P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. 0
AD9985A AD-AD9985A Datasheet
628Kb / 32P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. 0
AD9985A AD-AD9985A_15 Datasheet
629Kb / 32P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. 0
AD9985 AD-AD9985 Datasheet
349Kb / 32P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Folha de dados Download

Go To PDF Page


Ligação URL




Privacy Policy
ALLDATASHEETPT.COM
ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com