Os motores de busca de Datasheet de Componentes eletrônicos |
|
R1QAA3636CBG Folha de dados(PDF) 10 Page - Renesas Technology Corp |
|
R1QAA3636CBG Folha de dados(HTML) 10 Page - Renesas Technology Corp |
10 / 38 page PAGE : 10 Rev. 0.09a : 2011.09.14 R1QAA36**CB* / R1QDA36**CB* Series Common DLL/PLL Constraints 1. DLL/PLL uses K clock as its synchronizing input. The input should have low phase jitter which is specified as tKC var. 2. The lower end of the frequency at which the DLL/PLL can operate is 120 MHz. (Please refer to AC Characteristics table for detail.) 3. When the operating frequency is changed or /DOFF level is changed, setup cycles are required again. Programmable Output Impedance 1. Output buffer impedance can be programmed by terminating the ZQ ball to V SS through a precision resistor (RQ). The value of RQ is five times the output impedance desired. The allowable range of RQ to guarantee impedance matching with a tolerance of 15% is 250 typical. The total external capacitance of ZQ ball must be less than 7.5 pF. R10DS0158EJ0009 |
Nº de peça semelhante - R1QAA3636CBG |
|
Descrição semelhante - R1QAA3636CBG |
|
|
Ligação URL |
Privacy Policy |
ALLDATASHEETPT.COM |
ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |