Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

TL16C754BFNG4 Folha de dados(PDF) 3 Page - Texas Instruments

Nome de Peças TL16C754BFNG4
Descrição Electrónicos  QUAD UART WITH 64-BYTE FIFO
Download  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  TI [Texas Instruments]
Página de início  http://www.ti.com
Logo TI - Texas Instruments

TL16C754BFNG4 Folha de dados(HTML) 3 Page - Texas Instruments

  TL16C754BFNG4 Datasheet HTML 1Page - Texas Instruments TL16C754BFNG4 Datasheet HTML 2Page - Texas Instruments TL16C754BFNG4 Datasheet HTML 3Page - Texas Instruments TL16C754BFNG4 Datasheet HTML 4Page - Texas Instruments TL16C754BFNG4 Datasheet HTML 5Page - Texas Instruments TL16C754BFNG4 Datasheet HTML 6Page - Texas Instruments TL16C754BFNG4 Datasheet HTML 7Page - Texas Instruments TL16C754BFNG4 Datasheet HTML 8Page - Texas Instruments TL16C754BFNG4 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 40 page
background image
TL16C754B
QUAD UART WITH 64BYTE FIFO
SLLS397A − NOVEMBER 1999 − REVISED JUNE 2004
3
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Terminal Functions
TERMINAL
NAME
NO.
I/O
DESCRIPTION
NAME
PN
FN
I/O
DESCRIPTION
A0
30
34
I
Address bit 0 select. Internal registers address selection. Refer to Table 7 for Register Address Map.
A1
29
33
I
Address bit 1 select. Internal registers address selection. Refer to Table 7 for Register Address Map
A2
28
32
I
Address bit 2 select. Internal registers address selection. Refer to Table 7 for Register Address Map
CDA, CDB
CDC, CDD
79, 23
39, 63
9, 27
43, 61
I
Carrier detect (active low). These inputs are associated with individual UART channels A through
D. A low on these pins indicates that a carrier has been detected by the modem for that channel.
CLKSEL
26
30
I
Clock select. CLKSEL selects the divide-by-1 or divide-by-4 prescalable clock. During the reset,
a logic 1 (VCC) on CLKSEL selects the divide-by-1 prescaler. A logic 0 (GND) on CLKSEL selects
the divide-by-4 prescaler. The value of CLKSEL is latched into MCR[7] at the trailing edge of RESET.
A logic 1 (VCC) on CLKSEL will latch a 0 into MCR[7]. A logic 0 (GND) on CLKSEL will latch a 1 into
MCR[7]. MCR[7] can be changed after RESET to alter the prescaler value.
CSA, CSB
CSC, CSD
9, 13,
49, 53
16, 20,
50, 54
I
Chip select A, B, C, and D (active low). These pins enable data transfers between the user CPU
and the TL16C754B for the channel(s) addressed. Individual UART sections (A, B, C, D) are
addressed by providing a low on the respective CSA through CSD pin.
CTSA, CTSB
CTSC, CTSD
4, 18
44, 58
11, 25
45, 59
I
Clear to send (active low). These inputs are associated with individual UART channels A through
D. A low on the CTS pins indicates the modem or data set is ready to accept transmit data from the
754A. Status can be checked by reading MSR bit 4. These pins only affect the transmit and receive
operations when auto CTS function is enabled through the enhanced feature register (EFR) bit 7,
for hardware flow control operation.
D0−D2
D3−D7
68−70,
71−75
66−68,
1−5
I/O
Data bus (bidirectional). These pins are the eight bit, 3-state data bus for transferring information
to or from the controlling CPU. D0 is the least significant bit and the first data bit in a transmit or
receive serial data stream.
DSRA, DSRB
DSRC, DSRD
3, 19
43, 59
10, 26
44, 60
I
Data set ready (active low). These inputs are associated with individual UART channels A through
D. A low on these pins indicates the modem or data set is powered on and is ready for data exchange
with the UART.
DTRA, DTRB
DTRC, DTRD
5, 17
45, 57
12, 24
46, 58
O
Data terminal ready (active low). These outputs are associated with individual UART channels A
through D. A low on these pins indicates that the 754A is powered on and ready. These pins can
be controlled through the modem control register. Writing a 1 to MCR bit 0 sets the DTR output to
low, enabling the modem. The output of these pins is high after writing a 0 to MCR bit 0, or after a
reset.
GND
16, 36,
56, 76
6, 23,
40, 57
Pwr
Signal and power ground
INTA, INTB
INTC, INTD
8, 14,
48, 54
15, 21,
49, 55
O
Interrupt A, B, C, and D (active high). These pins provide individual channel interrupts, INTA-D.
INTA−D are enabled when MCR bit 3 is set to a 1, interrupts are enabled in the interrupt enable
register (IER) and when an interrupt condition exists. Interrupt conditions include: receiver errors,
available receiver buffer data, transmit buffer empty, or when a modem status flag is detected.
INTA−D are in the high-impedance state after reset.
INTSEL
67
65
I
Interrupt select (active high with internal pulldown). INTSEL can be used in conjunction with MCR
bit 3 to enable or disable the 3-state interrupts INTA-D or override MCR bit 3 and force continuous
interrupts. Interrupt outputs are enabled continuously by making this pin a 1. Driving this pin low
allows MCR bit 3 to control the 3-state interrupt output. In this mode, MCR bit 3 is set to a 1 to enable
the 3-state outputs.
IOR
51
52
I
Read input (active low strobe). A valid low level on IOR will load the contents of an internal register
defined by address bits A0−A2 onto the TL16C754B data bus (D0−D7) for access by an external
CPU.
IOW
11
18
I
Write input (active low strobe). A valid low level on IOW will transfer the contents of the data bus
(D0−D7) from the external CPU to an internal register that is defined by address bits A0−A2.


Nº de peça semelhante - TL16C754BFNG4

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Texas Instruments
TL16C754BFN TI-TL16C754BFN Datasheet
466Kb / 37P
[Old version datasheet]   QUAD UART WITH 64-BYTE FIFO
More results

Descrição semelhante - TL16C754BFNG4

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Texas Instruments
TL16C754 TI-TL16C754 Datasheet
488Kb / 39P
[Old version datasheet]   QUAD UART WITH 64-BYTE FIFO
logo
NXP Semiconductors
SC16C754 PHILIPS-SC16C754 Datasheet
622Kb / 49P
   Quad UART with 64-byte FIFO
Rev. 04-19 June 2003
logo
Texas Instruments
TL16C754B TI-TL16C754B Datasheet
466Kb / 37P
[Old version datasheet]   QUAD UART WITH 64-BYTE FIFO
TL16C752D-Q1 TI1-TL16C752D-Q1 Datasheet
907Kb / 53P
[Old version datasheet]   Dual UART With 64-Byte FIFO
logo
Exar Corporation
ST16C654IJ68-F EXAR-ST16C654IJ68-F Datasheet
1Mb / 51P
   2.97V TO 5.5V QUAD UART WITH 64-BYTE FIFO
logo
NXP Semiconductors
SC16C752 PHILIPS-SC16C752 Datasheet
604Kb / 47P
   Dual UART with 64-byte FIFO
Rev. 04-20 June 2003
logo
Exar Corporation
XR16M654DIV-0B EXAR-XR16M654DIV-0B Datasheet
1Mb / 58P
   1.62V TO 3.63V QUAD UART WITH 64-BYTE FIFO
XR16M654 EXAR-XR16M654 Datasheet
1Mb / 58P
   1.62V TO 3.63V QUAD UART WITH 64-BYTE FIFO
XR16V654_0709 EXAR-XR16V654_0709 Datasheet
1Mb / 58P
   2.25V TO 3.6V QUAD UART WITH 64-BYTE FIFO
XR16V654 EXAR-XR16V654 Datasheet
1Mb / 58P
   2.25V TO 3.6V QUAD UART WITH 64-BYTE FIFO
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Folha de dados Download

Go To PDF Page


Ligação URL




Privacy Policy
ALLDATASHEETPT.COM
ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com