Os motores de busca de Datasheet de Componentes eletrônicos |
|
AD5532 Folha de dados(PDF) 6 Page - Analog Devices |
|
AD5532 Folha de dados(HTML) 6 Page - Analog Devices |
6 / 20 page AD5532 Rev. D | Page 6 of 20 TIMING CHARACTERISTICS PARALLEL INTERFACE Table 3. Parameter1, 2 Limit at TMIN, TMAX (A Version) Unit Conditions/Comments t1 0 ns min CS to WR setup time t2 0 ns min CS to WR hold time t3 50 ns min CS pulse width low t4 50 ns min WR pulse width low t5 20 ns min A4–A0, CAL, OFFS_SEL to WR setup time t6 7 ns min A4–A0, CAL, OFFS_SEL to WR hold time 1 See Figure 2 and Figure 3, the parallel interface timing diagrams. 2 PARALLEL INTERFACE TIMING DIAGRAMS Guaranteed by design and characterization, not production tested. A4–A0, CAL, OFFS_SEL t1 t3 t2 t4 t5 t6 CS WR Figure 2. Parallel Write (ISHA Mode Only) 200 μAI OL 200 μAI OH 1.6V TO OUTPUT PIN CL 50pF Figure 3. Load Circuit for DOUT Timing Specifications |
Nº de peça semelhante - AD5532_15 |
|
Descrição semelhante - AD5532_15 |
|
|
Ligação URL |
Privacy Policy |
ALLDATASHEETPT.COM |
ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |