Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

CD40105 Folha de dados(PDF) 1 Page - Intersil Corporation

Nome de Peças CD40105
Descrição Electrónicos  CMOS FIFO Register
Download  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  INTERSIL [Intersil Corporation]
Página de início  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

CD40105 Folha de dados(HTML) 1 Page - Intersil Corporation

  CD40105 Datasheet HTML 1Page - Intersil Corporation CD40105 Datasheet HTML 2Page - Intersil Corporation CD40105 Datasheet HTML 3Page - Intersil Corporation CD40105 Datasheet HTML 4Page - Intersil Corporation CD40105 Datasheet HTML 5Page - Intersil Corporation CD40105 Datasheet HTML 6Page - Intersil Corporation CD40105 Datasheet HTML 7Page - Intersil Corporation CD40105 Datasheet HTML 8Page - Intersil Corporation CD40105 Datasheet HTML 9Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 10 page
background image
7-1317
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999
CD40105BMS
CMOS FIFO Register
Description
CD40105BMS is a low-power first-in-first-out (FIFO) “elastic”
storage register that can store 16 4-bit words. It is capable of
handling input and output data at different shifting rates. This
feature makes it particularly useful as a buffer between asyn-
chronous systems.
Each word position in the register is clocked by a control flip-
flop, which stores a marker bit. A “1” signifies that the posi-
tion’s data is filled and a “0” denotes a vacancy in that posi-
tion. The control flip-flop detects the state of the preceding
flip-flop and communicates its own status to the succeeding
flip-flop. When a control flip-flop is in the “0” state and sees a
“1” in the preceding flip-flop, it generates a clock pulse that
transfers data from the preceding four data latches into its
own four data latches and resets the preceding flip-flop to
“0”. The first and last control flip-flops have buffered outputs.
Since all empty locations “bubble” automatically to the input
end, and all valid data ripple through to the output end, the
status of the first control flip-flop (DATA-IN READY) indicates
if the FIFO is full, and the status of the last flip-flop (DATA-
OUT READY) indicates if the FIFO contains data. As the
earliest data are removed from the bottom of the data stack
(the output end), all data entered later will automatically
propagate (ripple) toward the output.
Loading Data - Data can be entered whenever the DATA-IN
READY (DIR) flag is high, by a low to high transition on the
SHIFT-IN (SI) input. This input must go low momentarily
before the next word is accepted by the FIFO. The DIR flag
will go low momentarily, until that data have been transferred
to the second location. The flag will remain low when all 16-
word locations are filled with valid data, and further pulses
on the SI input will be ignored until DIR goes high.
Features
• 4 Bits x 16 Words
• High Voltage Type (20V Rating)
• Independent Asynchronous Inputs and Outputs
• 3-State Outputs
• Expandable in Either Direction
• Status Indicators on Input and Output
• Reset Capability
• Standardized Symmetrical Output Characteristics
• 100% Tested for Quiescent Current at 20V
• 5V, 10V and 15V Parametric Ratings
• Maximum Input Current of 1
µA at 18V Over Full Pack-
age Temperature Range; 100nA at 18V and +25oC
• Noise Margin (Over Full Package/Temperature Range)
- 1V at VDD = 5V
- 2V at VDD = 10V
- 2.5V at VDD = 15V
• Meets All Requirements of JEDEC Tentative Standard
No. 13B, “Standard Specifications for Description of
‘B’ Series CMOS Devices”
Applications
• Bit Rate Smoothing
• CPU/Terminal Buffering
• Data Communications
• Peripheral Buffering
• Line Printer Input Buffers
• Auto Dialers
• CRT Buffer Memories
• Radar Data Acquisition
December 1992
File Number
3353
Continued on next page
Pinout
CD40105BMS
TOP VIEW
14
15
16
9
13
12
11
10
1
2
3
4
5
7
6
8
3 - STATE
DIR
SI
D0
D1
D2
VSS
D3
VDD
DOR
Q0
Q1
Q2
Q3
MR
SO
CONTROL
Functional Diagram
13
12
11
10
14
2
Q0
Q1
Q2
Q3
DATA-OUT
READY
DATA-IN
READY
4
5
6
7
3
15
D0
D1
D2
D3
SHIFT IN
SHIFT OUT
1
9
3-STATE
CONTROL
MASTER
RESET
VDD = 16
VSS = 8


Nº de peça semelhante - CD40105

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Texas Instruments
CD401056B TI1-CD401056B Datasheet
1Mb / 17P
[Old version datasheet]   CMOS Hex Schmitt Triggers
CD401056B TI1-CD401056B_15 Datasheet
1Mb / 17P
[Old version datasheet]   CMOS Hex Schmitt Triggers
CD40105B TI-CD40105B Datasheet
281Kb / 6P
[Old version datasheet]   CMOS FIFO REGISTER
CD40105B TI1-CD40105B Datasheet
451Kb / 9P
[Old version datasheet]   CMOS FIFO register
CD40105B-MIL TI1-CD40105B-MIL Datasheet
451Kb / 9P
[Old version datasheet]   CMOS FIFO register
More results

Descrição semelhante - CD40105

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Texas Instruments
CD40105B TI1-CD40105B_15 Datasheet
451Kb / 9P
[Old version datasheet]   CMOS FIFO register
CD40105BE TI-CD40105BE Datasheet
441Kb / 9P
[Old version datasheet]   CMOS FIFO REGISTER
CD40105B TI-CD40105B Datasheet
281Kb / 6P
[Old version datasheet]   CMOS FIFO REGISTER
logo
Renesas Technology Corp
CD40105BMS RENESAS-CD40105BMS Datasheet
417Kb / 10P
   CMOS FIFO Register
December 1992
logo
STMicroelectronics
HCC40105B STMICROELECTRONICS-HCC40105B Datasheet
260Kb / 12P
   FIFO REGISTER
logo
List of Unclassifed Man...
WD1510 ETC1-WD1510 Datasheet
332Kb / 4P
   LIFO/FIFO Buffer Register
logo
Texas Instruments
CD54HC40105 TI-CD54HC40105_07 Datasheet
461Kb / 21P
[Old version datasheet]   High-Speed CMOS Logic 4-Bit x 16-Word FIFO Register
CD54HC40105 TI-CD54HC40105_08 Datasheet
602Kb / 22P
[Old version datasheet]   High-Speed CMOS Logic 4-Bit x 16-Word FIFO Register
logo
Integrated Device Techn...
7202LA20JG IDT-7202LA20JG Datasheet
313Kb / 14P
   CMOS ASYNCHRONOUS FIFO
logo
Texas Instruments
CD54HC40105 TI-CD54HC40105 Datasheet
318Kb / 19P
[Old version datasheet]   High-Speed CMOS Logic 4-Bit x 16-Word FIFO Register
More results


Html Pages

1 2 3 4 5 6 7 8 9 10


Folha de dados Download

Go To PDF Page


Ligação URL




Privacy Policy
ALLDATASHEETPT.COM
ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com