Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

LF3304QC15 Folha de dados(PDF) 2 Page - LOGIC Devices Incorporated

Nome de Peças LF3304QC15
Descrição Electrónicos  Dual Line Buffer/FIFO
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  LODEV [LOGIC Devices Incorporated]
Página de início  http://www.logicdevices.com
Logo LODEV - LOGIC Devices Incorporated

LF3304QC15 Folha de dados(HTML) 2 Page - LOGIC Devices Incorporated

  LF3304QC15 Datasheet HTML 1Page - LOGIC Devices Incorporated LF3304QC15 Datasheet HTML 2Page - LOGIC Devices Incorporated LF3304QC15 Datasheet HTML 3Page - LOGIC Devices Incorporated LF3304QC15 Datasheet HTML 4Page - LOGIC Devices Incorporated LF3304QC15 Datasheet HTML 5Page - LOGIC Devices Incorporated LF3304QC15 Datasheet HTML 6Page - LOGIC Devices Incorporated LF3304QC15 Datasheet HTML 7Page - LOGIC Devices Incorporated LF3304QC15 Datasheet HTML 8Page - LOGIC Devices Incorporated LF3304QC15 Datasheet HTML 9Page - LOGIC Devices Incorporated Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 12 page
background image
DEVICES INCORPORATED
LF3304
Dual Line Buffer/FIFO
2
Video Imaging Products
08/16/2000–LDS.3304-F
the data presented on LENGTH11-0 is
loadedintothedeviceontheactiveedgeof
WCLKAinconjunctionwithLDAbeing
drivenLOW. TosetthelengthofRAM
Array B the data presented on
LENGTH11-0 is loaded into the device
on the active edge of WCLKB in
conjunction with LDB being driven
LOW. If an equal length is desired for
both RAM Arrays, the data presented
on LENGTH11-0 is loaded into the
device on the active edge of WCLK
(WCLKA and WCLKB tied together) in
conjuction with LDx (LDA and LDB
tied together) being driven LOW.
MODE1-0 — Mode Select
Themodeselectinputsdeterminethe
operatingmodeoftheLF3304(Table1)for
data being input on the next clock cycle.
Whenswitchingbetweenmodes,the
internal pipeline latencies of the device
mustbeobserved. Afterswitching
operatingmodes,eithertheusermust
allow enough clock clycles to pass to flush
the internal RAM Array or RWx and RRx
mustbedrivenLOWtogetherbeforevalid
data will appear on the outputs.
Controls
LDA — RAM Array A Load
When LDA is LOW, data on
LENGTH11-0 is latched in the length
register on the rising edge of xCLKA.
LDB — RAM Array B Load
When LDB is LOW, data on
LENGTH11-0 is latched in the length
register on the rising edge of xCLKB.
WENA — Write Enable A
DrivingWENALOWplacesthedevicein
programmabledelaymodeanddriving
WENA HIGH places RAM Array A in
recirculatemode(programmablecircular
buffer). Wheninrecirculatemode,the
write pointer position remains fixed while
data on AIN11-0 is ignored. When
switchingbackfromrecirculatemodeto
MODE1-0
Mode Select
0
0
Dual Line Buffer
0
1
Cascaded Line Buffer
1
0
Dual FIFO
1
1
Reserved
delay mode, RWA and RRA should be
broughtLOWtoproperlyresettheWrite
and Read pointers.
RENA — Read Enable B
In Line Buffer mode, RENA must be
kept LOW.
WENB — Write Enable B
Driving WENB LOW places the device in
programmabledelaymodeanddriving
WENB HIGH places RAM Array B in
recirculatemode(programmablecircular
buffer). Wheninrecirculatemode,the
write pointer position remains fixed
while data on BIN11-0 is ignored. When
switching back from recirculate mode to
delay mode, RWB and RRB should be
brought LOW to properly reset the Write
and Read pointers.
RENB — Read Enable B
In Line Buffer mode, RENB must be
kept LOW.
RWA — Reset Write A
The write address pointer is reset to the
first physical location when RWA is set
LOW. After power up, the LF3304
requires a Reset Write for initialization
because the write address pointer is not
defined at that time.
RRA — Reset Read A
The read address pointer is reset to the
first physical location when RRA is set
LOW. After power up, the LF3304
requires a Reset Read for initialization
because the read address pointer is not
defined at that time.
LINE BUFFER MODE
SIGNAL DEFINITIONS
Power
VCC and GND
+3.3 V power supply. All pins must
be connected.
Clocks
WCLKA — Write Clock A
WCLKA and RCLKA must be tied
togetherforRAMArrayAtoproperly
operate as a Line Buffer. The rising edge
of xCLKA strobes all appropriate
enabledregisters.
RCLKA — Read Clock A
See WCLKA description.
WCLKB — Write Clock B
WCLKB and RCLKB must be tied
together for RAM Array B to properly
operate as a Line Buffer. The rising
edge of xCLKB strobes all appropriate
enabledregisters.
RCLKB — Read Clock B
See WCLKB description.
Inputs
AIN11-0 — Data Input A
AIN11-0 is the 12-bit registered data
input port.
BIN11-0 — Data Input B
BIN11-0 is the 12-bit registered data
input port.
LENGTH11-0 — Line Buffer Length
The 12-bit value is used to specify the
length of each of the RAM Arrays. An
integer value ranging from 0 to 4095 is
used to select a delay ranging from 2 to
4097 clock cycles. The value placed on
LENGTH11-0 is equal to the desired delay
minus8. TosetthelengthofRAMArrayA
TABLE 1.
DEVICE CONFIGURATION
8


Nº de peça semelhante - LF3304QC15

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
LOGIC Devices Incorpora...
LF3310 LODEV-LF3310 Datasheet
287Kb / 21P
   Horizontal / Vertical Digital Image Filter
LF3310QC12 LODEV-LF3310QC12 Datasheet
287Kb / 21P
   Horizontal / Vertical Digital Image Filter
LF3310QC15 LODEV-LF3310QC15 Datasheet
287Kb / 21P
   Horizontal / Vertical Digital Image Filter
LF3311 LODEV-LF3311 Datasheet
947Kb / 24P
   Horizontal / Vertical Digital Image Filter
LF3312 LODEV-LF3312 Datasheet
940Kb / 33P
   12-Mbit Frame Buffer / FIFO
More results

Descrição semelhante - LF3304QC15

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
List of Unclassifed Man...
WD1510 ETC1-WD1510 Datasheet
332Kb / 4P
   LIFO/FIFO Buffer Register
logo
LOGIC Devices Incorpora...
LF3312 LODEV-LF3312 Datasheet
940Kb / 33P
   12-Mbit Frame Buffer / FIFO
logo
Unisonic Technologies
U74AHC2G125 UTC-U74AHC2G125 Datasheet
219Kb / 6P
   DUAL BUFFER/LINE DRIVER; 3-STATE
logo
Nexperia B.V. All right...
74AHCT2G126 NEXPERIA-74AHCT2G126 Datasheet
230Kb / 13P
   Dual buffer/line driver; 3-state
Rev. 8 - 19 November 2018
logo
NXP Semiconductors
74AHC2G126 PHILIPS-74AHC2G126 Datasheet
103Kb / 20P
   Dual buffer/line driver; 3-state
Rev. 02-21 September 2004
74AHC_AHCT2G241 PHILIPS-74AHC_AHCT2G241_15 Datasheet
195Kb / 17P
   Dual buffer/line driver; 3-state
Rev. 3-13 May 2013
74AUP2G126 PHILIPS-74AUP2G126 Datasheet
102Kb / 19P
   Low-power dual buffer/line driver
Rev. 01-9 October 2006
74LVC2G241 NXP-74LVC2G241 Datasheet
98Kb / 17P
   Dual buffer/line driver; 3-state
Rev. 07-5 October 2007
74AHC2G241 NXP-74AHC2G241 Datasheet
105Kb / 16P
   Dual buffer/line driver; 3-state
Rev. 02-13 January 2009
74AHC2G126 NXP-74AHC2G126 Datasheet
100Kb / 15P
   Dual buffer/line driver; 3-state
Rev. 04-27 April 2009
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Folha de dados Download

Go To PDF Page


Ligação URL




Privacy Policy
ALLDATASHEETPT.COM
ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com