Os motores de busca de Datasheet de Componentes eletrônicos |
|
DAC101S101CIMM Folha de dados(PDF) 9 Page - Texas Instruments |
|
DAC101S101CIMM Folha de dados(HTML) 9 Page - Texas Instruments |
9 / 37 page 9 DAC101S101, DAC101S101-Q1 www.ti.com SNAS321G – JUNE 2005 – REVISED APRIL 2016 Product Folder Links: DAC101S101 DAC101S101-Q1 Submit Documentation Feedback Copyright © 2005–2016, Texas Instruments Incorporated (1) Typical figures are at TJ = 25°C, and represent most likely parametric norms. Test limits are specified to TI's AOQL (Average Outgoing Quality Level). (2) This parameter is ensured by design and/or characterization and is not tested in production. 7.7 A.C. and Timing Requirements The following specifications apply for VA = +2.7 V to +5.5 V, RL = 2 kΩ to GND, CL = 200 pF to GND, fSCLK = 30 MHz, input code range 12 to 1011, TA = 25°C, unless otherwise specified. MIN(1) TYP(1) MAX(1) UNIT fSCLK SCLK Frequency DAC101S101: –40°C ≤ TA ≤ +105°C, DAC101S101Q: –40°C ≤ TA ≤ +125°C 30 MHz ts Output voltage settling time (2) 100h to 300h code change, RL = 2 kΩ CL ≤ 200 pF 5 µs DAC101S101: –40°C ≤ TA ≤ +105°C, DAC101S101Q: –40°C ≤ TA ≤ +125°C 7.5 SR Output slew rate 1 V/µs Glitch impulse Code change from 200h to 1FFh 12 nV-sec Digital feedthrough 0.5 nV-sec tWU Wake-up time VA = 5 V 6 µs VA = 3 V 39 µs 1/fSCL K SCLK Cycle time DAC101S101: –40°C ≤ TA ≤ +105°C, DAC101S101Q: –40°C ≤ TA ≤ +125°C 33 ns tH SCLK High time 5 ns DAC101S101: –40°C ≤ TA ≤ +105°C, DAC101S101Q: –40°C ≤ TA ≤ +125°C 13 tL SCLK Low time 5 ns DAC101S101: –40°C ≤ TA ≤ +105°C, DAC101S101Q: –40°C ≤ TA ≤ +125°C 13 tSUCL Set-up time SYNC to SCLK rising edge −15 ns DAC101S101: –40°C ≤ TA ≤ +105°C, DAC101S101Q: –40°C ≤ TA ≤ +125°C 0 tSUD Data set-up time 2.5 ns DAC101S101: –40°C ≤ TA ≤ +105°C, DAC101S101Q: –40°C ≤ TA ≤ +125°C 5 tDHD Data hold time 2.5 ns DAC101S101: –40°C ≤ TA ≤ +105°C, DAC101S101Q: –40°C ≤ TA ≤ +125°C 4.5 tCS SCLK fall to rise of SYNC VA = 5 V 0 ns DAC101S101: −40°C ≤ TA ≤ +105°C, DAC101S101Q: −40°C ≤ TA ≤ +125°C 3 VA = 3 V −2 ns DAC101S101: −40°C ≤ TA ≤ +105°C, DAC101S101Q: −40°C ≤ TA ≤ +125°C 1 tSYNC SYNC High time 2.7 ≤ VA ≤ 3.6 9 ns DAC101S101: −40°C ≤ TA ≤ +105°C, DAC101S101Q: −40°C ≤ TA ≤ +125°C 20 3.6 ≤ VA ≤ 5.5 5 ns DAC101S101: −40°C ≤ TA ≤ +105°C, DAC101S101Q: −40°C ≤ TA ≤ +125°C 10 |
Nº de peça semelhante - DAC101S101CIMM |
|
Descrição semelhante - DAC101S101CIMM |
|
|
Ligação URL |
Privacy Policy |
ALLDATASHEETPT.COM |
ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |