Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

AD9882KST-100 Folha de dados(PDF) 10 Page - Analog Devices

Nome de Peças AD9882KST-100
Descrição Electrónicos  Dual Interface for Flat Panel Displays
Download  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  AD [Analog Devices]
Página de início  http://www.analog.com
Logo AD - Analog Devices

AD9882KST-100 Folha de dados(HTML) 10 Page - Analog Devices

Back Button AD9882KST-100 Datasheet HTML 6Page - Analog Devices AD9882KST-100 Datasheet HTML 7Page - Analog Devices AD9882KST-100 Datasheet HTML 8Page - Analog Devices AD9882KST-100 Datasheet HTML 9Page - Analog Devices AD9882KST-100 Datasheet HTML 10Page - Analog Devices AD9882KST-100 Datasheet HTML 11Page - Analog Devices AD9882KST-100 Datasheet HTML 12Page - Analog Devices AD9882KST-100 Datasheet HTML 13Page - Analog Devices AD9882KST-100 Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 36 page
background image
REV. A
–10–
AD9882
PIN FUNCTION DETAIL (ANALOG INTERFACE)
INPUTS
RAIN
Analog Input for RED Channel
GAIN
Analog Input for GREEN Channel
BAIN
Analog Input for BLUE Channel
High impedance inputs that accept the RED,
GREEN, and BLUE channel graphics signals,
respectively. For RGB, the three channels are
identical and can be used for any colors, but
colors are assigned for convenient reference.
For proper 4:2:2 formatting in a YPbPr application,
the Y must be connected to the GAIN input, the
Pb must be connected to the BAIN input, and the
Pr must be connected to the RAIN input.
They accommodate input signals ranging from
0.5 V to 1.0 V full scale. Signals should be
ac-coupled to these pins to support clamp
operation.
HSYNC
Horizontal Sync Input
This input receives a logic signal that establishes
the horizontal timing reference and provides the
frequency reference for pixel clock generation.
The logic sense of this pin is controlled by Serial
Register Bit 10H, Bit 6 (Hsync Polarity). Only
the leading edge of Hsync is active; the trailing
edge is ignored. When Hsync Polarity = 0, the
falling edge of Hsync is used. When Hsync
Polarity = 1, the rising edge is active.
The input includes a Schmitt trigger for noise
immunity, with a nominal input threshold of
1.5 V.
Electrostatic Discharge (ESD) protection diodes
will conduct heavily if this pin is driven more
than 0.5 V above the maximum tolerance voltage
(3.3 V), or more than 0.5 V below ground.
VSYNC
Vertical Sync Input
This is the input for vertical sync.
SOGIN
Sync-on-Green Input
This input is provided to assist with processing
signals with embedded sync, typically on the
GREEN channel. The pin is connected to a
high speed comparator with an internally gener-
ated threshold, which is set by the value of
register 0FH, Bits 7–3.
When connected to an ac-coupled graphics
signal with embedded sync, it will produce a
noninverting digital output on SOGOUT.
When not used, this input should be left uncon-
nected. For more details on this function and
how it should be configured, refer to the Sync-
on-Green section.
SOGOUT
Sync-on-Green Slicer Output
This pin can be programmed to produce either
the output from the Sync-on-Green slicer com-
parator or an unprocessed but delayed version of
the Hsync input. See the Sync Processing Block
Diagram, Figure 18, to view how this pin is
connected.
Note: The output from this pin is the composite
SYNC without additional processing from the
AD9882.
FILT
External Filter Connection
For proper operation, the pixel clock generator
PLL requires an external filter. Connect the
filter shown in Figure 6 to this pin. For optimal
performance, minimize noise and parasitics on
this node.
REFBYPASS Internal Reference BYPASS
Bypass for the internal 1.25 V band gap refer-
ence. It should be connected to ground through
a 0.1
mF capacitor.
The absolute accuracy of this reference is
±4%,
and the temperature coefficient is
±50 ppm,
which is adequate for most AD9882 applica-
tions. If higher accuracy is required, an external
reference may be employed instead.
MIDBYPASS Midscale Voltage Reference BYPASS
Bypass for the internal midscale voltage refer-
ence. It should be connected to ground through
a 0.1
mF capacitor. The exact voltage varies with
the gain setting of the RED channel.
HSOUT
Horizontal Sync Output
A reconstructed and phase-aligned version of
the Hsync input. The duration of Hsync can
only be programmed on the analog interface,
not the digital.
DATACK
Data Output Clock
The data clock output signal is used to clock the
output data and HSOUT into external logic.
It is produced by the internal clock generator
and is synchronous with the internal pixel
sampling clock.
When the sampling time is changed by adjusting
the PHASE register, the output timing is shifted
as well. The Data, DATACK, and HSOUT
outputs are all moved so the timing relationship
among the signals is maintained.
VSOUT
Vertical Sync Output
The separated Vsync from a composite signal or
a direct pass-through of the Vsync input. The
polarity of this output can be controlled via
Register 10H, Bit 2. The placement and duration
in all modes is set by the graphics transmitter.


Nº de peça semelhante - AD9882KST-100

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Analog Devices
AD9882A AD-AD9882A Datasheet
984Kb / 40P
   Dual Interface for Flat Panel Displays
REV. 0
AD9882A/PCB AD-AD9882A/PCB Datasheet
984Kb / 40P
   Dual Interface for Flat Panel Displays
REV. 0
AD9882AKSTZ-100 AD-AD9882AKSTZ-100 Datasheet
984Kb / 40P
   Dual Interface for Flat Panel Displays
REV. 0
AD9882AKSTZ-140 AD-AD9882AKSTZ-140 Datasheet
984Kb / 40P
   Dual Interface for Flat Panel Displays
REV. 0
AD9882A AD-AD9882A_15 Datasheet
985Kb / 40P
   Dual Interface for Flat Panel Displays
REV. 0
More results

Descrição semelhante - AD9882KST-100

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Analog Devices
AD9887 AD-AD9887_15 Datasheet
1Mb / 40P
   Dual Interface for Flat Panel Displays
REV. 0
AD9887 AD-AD9887 Datasheet
321Kb / 40P
   Dual Interface for Flat Panel Displays
REV. 0
AD9882A AD-AD9882A_15 Datasheet
985Kb / 40P
   Dual Interface for Flat Panel Displays
REV. 0
AD9882A AD-AD9882A Datasheet
984Kb / 40P
   Dual Interface for Flat Panel Displays
REV. 0
AD9882 AD-AD9882_15 Datasheet
376Kb / 36P
   Dual Interface for Flat Panel Displays
REV. A
AD9887A AD-AD9887A Datasheet
384Kb / 44P
   Dual Interface for Flat Panel Displays
REV. 0
AD9886 AD-AD9886 Datasheet
248Kb / 32P
   Analog Interface for Flat Panel Displays
REV. 0
AD9886 AD-AD9886_15 Datasheet
248Kb / 32P
   Analog Interface for Flat Panel Displays
REV. 0
AD9883 AD-AD9883 Datasheet
177Kb / 24P
   110 MSPS Analog Interface for Flat Panel Displays
REV. 0
AD9887A AD-AD9887A_15 Datasheet
918Kb / 52P
   Dual Interface for Flat Panel Display
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Folha de dados Download

Go To PDF Page


Ligação URL




Privacy Policy
ALLDATASHEETPT.COM
ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com