Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

SN74V293-6GGM Folha de dados(PDF) 7 Page - Texas Instruments

Nome de Peças SN74V293-6GGM
Descrição Electrónicos  3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
Download  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  TI1 [Texas Instruments]
Página de início  http://www.ti.com
Logo TI1 - Texas Instruments

SN74V293-6GGM Folha de dados(HTML) 7 Page - Texas Instruments

Back Button SN74V293-6GGM Datasheet HTML 3Page - Texas Instruments SN74V293-6GGM Datasheet HTML 4Page - Texas Instruments SN74V293-6GGM Datasheet HTML 5Page - Texas Instruments SN74V293-6GGM Datasheet HTML 6Page - Texas Instruments SN74V293-6GGM Datasheet HTML 7Page - Texas Instruments SN74V293-6GGM Datasheet HTML 8Page - Texas Instruments SN74V293-6GGM Datasheet HTML 9Page - Texas Instruments SN74V293-6GGM Datasheet HTML 10Page - Texas Instruments SN74V293-6GGM Datasheet HTML 11Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 52 page
background image
SN74V263, SN74V273, SN74V283, SN74V293
8192
× 18, 16384 × 18, 32768 × 18, 65536 × 18
3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SCAS669D – JUNE 2001 – REVISED FEBRUARY 2003
7
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Table 1. Bus-Matching Configuration Modes
IW
OW
WRITE PORT WIDTH
READ PORT WIDTH
L
L
×18
×18
L
H
×18
×9
H
L
×9
×18
H
H
×9
×9
Terminal Functions
TERMINAL
I/O
DESCRIPTION
NAME
I/O
DESCRIPTION
BE
I
Big endian/little endian. During master reset, a low on BE selects big-endian operation. A high on BE during master
reset selects little-endian format.
D0–D17
I
Data inputs. Data inputs for an 18- or 9-bit bus. When in 18-bit mode, D0–D17 are used. When in 9-bit mode, D0–D8
are used and the unused inputs (D9–D17) should be tied low.
EF/OR
O
Empty flag/output ready. In FWFT mode, the OR function is selected. OR indicates whether there is valid data
available at the outputs. In the standard mode, the EF function is selected. EF indicates whether the FIFO memory
is empty.
FF/IR
O
Full flag/input ready. In FWFT mode, the IR function is selected. IR indicates whether there is space available for
writing to the FIFO memory. In standard mode, the FF function is selected. FF indicates whether the FIFO memory
is full.
FSEL0
I
Flag-select bit 0. During master reset, FSEL0, along with FSEL1 and LD, selects the default offset values for PAE
and PAF. Up to eight possible settings are available.
FSEL1
I
Flag-select bit 1. During master reset, FSEL1, along with FSEL0 and LD, selects the default offset values for PAE
and PAF. Up to eight possible settings are available.
FWFT/SI
I
First-word fall-through/serial in. During master reset, FWFT/SI selects FWFT or standard mode. After master reset,
FWFT/SI functions as a serial input for loading offset registers.
HF
O
Half-full flag. HF indicates whether the FIFO memory is more or less than half full.
IP
I
Interspersed parity. During master reset, a low on IP selects noninterspersed-parity mode. A high on IP selects
interspersed-parity mode.
IW
I
Input width. IW selects the bus width of the write port. During master reset, when IW is low, the write port is configured
with a
×18 bus width. If IW is high, the write port is a ×9 bus width.
LD
I
Load. This is a dual-purpose pin. During master reset, the state of the LD input, along with FSEL0 and FSEL1,
determines one of eight default offset values for the PAE and PAF flags, along with the method by which these offset
registers can be programmed, parallel or serial (see Table 2). After master reset, LD enables writing to and reading
from the offset registers.
MRS
I
Master reset. MRS initializes the read and write pointers to zero and sets the output register to all zeroes. During
master reset, the FIFO is configured for either FWFT or standard mode, bus-matching configurations, one of eight
programmable-flag default settings, serial or parallel programming of the offset settings, big-endian/little-endian
format, zero- or normal-latency retransmit, interspersed parity, and synchronous versus asynchronous
programmable-flag timing modes.
OE
I
Output enable. OE controls the output impedance of Qn.
OW
I
Output width. OW selects the bus width of the read port. During master reset, when OW is low, the read port is
configured with a
×18 bus width. If OW is high, the read port is a ×9 bus width.
PAE
O
Programmable almost-empty flag. PAE goes low if the number of words in the FIFO memory is less than or equal
to offset n, which is stored in the empty offset register. PAE goes high if the number of words in the FIFO memory
is greater than offset n. Add one if PAE is in FWFT mode.
PAF
O
Programmable almost-full flag. PAF goes high if the number of free locations in the FIFO memory is more than
offset m, which is stored in the full offset register. PAF goes low if the number of free locations in the FIFO memory
is less than or equal to m.


Nº de peça semelhante - SN74V293-6GGM

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Texas Instruments
SN74V293-6GGM TI-SN74V293-6GGM Datasheet
803Kb / 52P
[Old version datasheet]   8192 횞 18, 16384 횞 18, 32768 횞 18, 65536 횞 18 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
More results

Descrição semelhante - SN74V293-6GGM

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Texas Instruments
SN74V263-EP TI1-SN74V263-EP Datasheet
702Kb / 49P
[Old version datasheet]   3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SN74ACT72211L15RJ TI-SN74ACT72211L15RJ Datasheet
305Kb / 21P
[Old version datasheet]   SYNCHRONOUS FIRST-IN FIRST-OUT MEMORIES
SN74ACT72211L TI1-SN74ACT72211L Datasheet
327Kb / 21P
[Old version datasheet]   SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES
SN74ALVC3631 TI-SN74ALVC3631 Datasheet
448Kb / 28P
[Old version datasheet]   SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES
SN74ACT7203L TI1-SN74ACT7203L Datasheet
327Kb / 22P
[Old version datasheet]   ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES
SN74ALVC3631 TI1-SN74ALVC3631_07 Datasheet
476Kb / 29P
[Old version datasheet]   SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES
logo
Fairchild Semiconductor
AM3341 FAIRCHILD-AM3341 Datasheet
407Kb / 6P
   64 x 4 BITS FIRST-IN FIRST-OUT MEMORIES
logo
List of Unclassifed Man...
TDC1030 ETC1-TDC1030 Datasheet
226Kb / 14P
   FIRST-IN FIRST-OUT MEMORY
logo
Texas Instruments
SN74V263 TI-SN74V263 Datasheet
803Kb / 52P
[Old version datasheet]   8192 횞 18, 16384 횞 18, 32768 횞 18, 65536 횞 18 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SN74ACT7882-20FN TI1-SN74ACT7882-20FN Datasheet
254Kb / 18P
[Old version datasheet]   CLOCKED FIRST-IN, FIRST-OUT MEMORY
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Folha de dados Download

Go To PDF Page


Ligação URL




Privacy Policy
ALLDATASHEETPT.COM
ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com