Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

TP3420A Folha de dados(PDF) 6 Page - Texas Instruments

Nome de Peças TP3420A
Descrição Electrónicos  TP3420A ISDN S/T Interface Device
Download  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  TI1 [Texas Instruments]
Página de início  http://www.ti.com
Logo TI1 - Texas Instruments

TP3420A Folha de dados(HTML) 6 Page - Texas Instruments

Back Button TP3420A_11 Datasheet HTML 2Page - Texas Instruments TP3420A_11 Datasheet HTML 3Page - Texas Instruments TP3420A_11 Datasheet HTML 4Page - Texas Instruments TP3420A_11 Datasheet HTML 5Page - Texas Instruments TP3420A_11 Datasheet HTML 6Page - Texas Instruments TP3420A_11 Datasheet HTML 7Page - Texas Instruments TP3420A_11 Datasheet HTML 8Page - Texas Instruments TP3420A_11 Datasheet HTML 9Page - Texas Instruments TP3420A_11 Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 34 page
background image
Functional Description (Continued)
boundary, by using a 0
+ bit followed by a 0balance bit to in-
dicate the start of a frame, and forcing the first binary zero
following the balance bit to be of the same polarity as the bal-
ance bit.
In the Network Termination (NT) to the Terminal Equipment
(TE) transmission direction the frame contains an echo
channel, the E bit, which is used to retransmit the D bits that
are received from the TE. The last bit of this frame is used as
a frame balancing bit. In the TE to NT direction,
d.c.-balancing is carried out for each channel, as illustrated
in
Figure 2.
LINE TRANSMIT SECTION
The differential line-driver outputs, L
o+ and Lo−, are de-
signed to drive a transformer with an external termination re-
sistor. A suitable 2:1 transformer, terminated in 50
Ω, results
in a signal amplitude of nominally 750 mV pk on the line
which fully complies with the I.430 pulse mask specifica-
tions. When driving a binary 1 symbol the output presents a
high impedance in accordance with I.430. When driving a 0+
or 0− symbol a voltage-limited current source is turned on.
Short-circuit protection is included in the output stage;
over-voltage protection is required externally, see the Appli-
cations section.
LINE RECEIVE SECTION
The receive input signal should be derived via a 1:1 trans-
former, or a 1:2 transformer of the same type used for the
transmit direction. At the front-end of the receive section is a
continuous filter which limits the noise bandwidth. To correct
pulse attenuation and distortion caused by the transmission
line in point-to-point and extended passive bus applications,
an adaptive equalizer enhances the received pulse shape,
thereby restoring a “flat” channel response with maximum
eye opening over a wide spread of cable attenuation charac-
teristics. This equalizer is always enabled when either TE
mode or NT Mode Adaptive Sampling is selected, but is dis-
abled for short passive bus applications when NT Mode
Fixed Sampling is selected. An adaptive threshold circuit
maximizes the Signal-to-Noise ratio in the eye at the detec-
tor for all loop conditions.
In NTF mode the receive baud sampling point is fixed rela-
tive to the transmit baud clock. This ensures accurate sam-
pling of received pulses with differential delays on a passive
bus, thus extending the short passive bus range to over
250m of low capacitive cable.
In NTA and TE modes, the receive baud sampling is adap-
tive. In these modes, a DPLL (Digital Phase-Locked Loop)
recovers a low-jitter clock for optimum sampling of the re-
ceived symbols. The MCLK input provides the reference
clock for the DPLL at 15.36 MHz. Clocks for the digital inter-
face timing may either be derived from this recovered clock,
as in TE mode Digital System Interface Master, or may be
slaved to an external source, as in the T-interface side of an
NT-2 (TES mode). In TES and NT modes, re-timing circuitry
on the TP3420A allows the MCLK frequency to be plesio-
chronous (i.e., free-running) with respect to the network
clock, i.e. the 8 kHz FS
a input. With a tolerance on the MCLK
oscillator of 15.36 MHz ±100 ppm, the lock-in range of the
DPLL allows the network clock frequency to deviate up to
±50 ppm from nominal.
When the device is powered-down (either on initial
powering-on of the device or after using a PDN command), a
Line-Signal Detect circuit is enabled to detect the presence
of incoming data if the far-end starts to activate the loop. The
LSD circuit is disabled by a Power-Up (PUP) command.
DS009143-4
FIGURE 1. Inverted AMI Line-Coding Rule
www.national.com
5


Nº de peça semelhante - TP3420A_11

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
National Semiconductor ...
TP3420AJ NSC-TP3420AJ Datasheet
524Kb / 32P
   ISDN S/T Interface Device
TP3420AN NSC-TP3420AN Datasheet
524Kb / 32P
   ISDN S/T Interface Device
TP3420AV NSC-TP3420AV Datasheet
524Kb / 32P
   ISDN S/T Interface Device
TP3420AV309 NSC-TP3420AV309 Datasheet
84Kb / 3P
   Engineering Project Manager
More results

Descrição semelhante - TP3420A_11

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
National Semiconductor ...
TP3420A NSC-TP3420A Datasheet
524Kb / 32P
   ISDN S/T Interface Device
TP3421 NSC-TP3421 Datasheet
816Kb / 18P
   ISDN S / T INTERFACE DEVICE WITH GCI ( GENERAL CIRCUIT INTERFACE )
logo
Motorola, Inc
MC145574 MOTOROLA-MC145574 Datasheet
1Mb / 164P
   ISDN S/T-Interface Transceiver
MC145474 MOTOROLA-MC145474 Datasheet
460Kb / 111P
   ISDN S/T Interface Transceiver
logo
Winbond
W6691 WINBOND-W6691 Datasheet
465Kb / 106P
   ISDN S/T Interface Transceiver
logo
PCA ELECTRONICS INC.
EPR1260 PCA-EPR1260 Datasheet
45Kb / 1P
   ISDN S/T-Interface Module
logo
NXP Semiconductors
MC145574EVK NXP-MC145574EVK Datasheet
234Kb / 2P
   ISDN S/T-interface Transceiver Evaluation Kit
REV 0
logo
Macronix International
MX97102 MCNIX-MX97102 Datasheet
309Kb / 42P
   ISDN S/T CONTROLLER
logo
Winbond
W66910 WINBOND-W66910 Datasheet
689Kb / 81P
   TE Mode ISDN S/T-Controller with Microprocessor Interface
logo
Asahi Kasei Microsystem...
AK520S AKM-AK520S Datasheet
1Mb / 8P
   ISDN SINGLE CHIP NT1/(U&S/T-INTERFACE) TRANSCEIVER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Folha de dados Download

Go To PDF Page


Ligação URL




Privacy Policy
ALLDATASHEETPT.COM
ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com