Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

TP11362A Folha de dados(PDF) 3 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Nome de Peças TP11362A
Descrição Electrónicos  Quad Adaptive Differential PCM Processor
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  NSC [National Semiconductor (TI)]
Página de início  http://www.national.com
Logo NSC - National Semiconductor (TI)

TP11362A Folha de dados(HTML) 3 Page - National Semiconductor (TI)

  TP11362A Datasheet HTML 1Page - National Semiconductor (TI) TP11362A Datasheet HTML 2Page - National Semiconductor (TI) TP11362A Datasheet HTML 3Page - National Semiconductor (TI) TP11362A Datasheet HTML 4Page - National Semiconductor (TI) TP11362A Datasheet HTML 5Page - National Semiconductor (TI) TP11362A Datasheet HTML 6Page - National Semiconductor (TI) TP11362A Datasheet HTML 7Page - National Semiconductor (TI) TP11362A Datasheet HTML 8Page - National Semiconductor (TI) TP11362A Datasheet HTML 9Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 16 page
background image
Pin Descriptions (Continued)
QSEL0, QSEL1
ADPCM bit rate select inputs. The QSEL0 and QSE1 signals
are strobed in with the falling edge of CE. The QSEL0 and
QSEL1 select the conversion bit rate of the PCM data just
clocked in at the TSI input or the bit rate of the ADPCM data
just clocked in at the RSI input. See
Table 1.
RSTB
Chip reset input. A low to high transition at RSTB initiates the
reset sequence which initializes the channel variables for all
eight channels. A logic low applied to this pin sets the
transcoder into a low power dissipation mode. RSTB should
be pulled high for normal operation.
TST0, TST1, TST2
Test inputs for factory testing purposes. TST0–2 should be
tied low for normal operation.
V
CC1,VCC2
Positive power supply input pins. V
CC = 5V ±5%. A 0.1 µF
ceramic bypass capacitor should be connected between
V
CC1 and GND1, and VCC2 and GND2.
GND1, GND2
Ground input pins.
NC
Not connected.
Functional Description
Adaptive Differential Pulse Code Modulation (ADPCM) is a
transcoding algorithm for voice and voice band data trans-
mission. The use of ADPCM reduces the channel bandwidth
requirements from the standard 64 kbps PCM signal by a
factor of two or more. It is used for converting a 64 kbps
A-law or µ-law PCM channel to and from a 40, 32, 24 or
16 kbps channel. The 8-bit PCM signal is reduced to 2–5 bits
ADPCM signal depending on the selected bit rate in the en-
coder.
The TP11362A meets the ITU (CCITT) G.726 recommenda-
tion for 40, 32, 24, and 16 kbps ADPCM, as well as ANSI
T1.301 for 32 kbps. Each channel can be operated with an
independently selectable bit rate determined by QSEL1 and
QSEL0 (see
Table 1).
TABLE 1. Bit Rate Selection
QSEL1
QSEL0
ADPCM Bit Rate
0
0
32 kbps
0
1
24 kbps
1
0
16 kbps
1
1
40 kbps
The ADPCM encoder converts the 64 kbps A-law or µ-law
PCM input signal to a uniform PCM signal which is sub-
tracted from an estimated signal obtained from an adaptive
predictor. A 31-, 15-, 7-, or 4-level non-uniform quantizer is
used to assign five, four, three or two binary digits, respec-
tively, to the value of the difference signal for transmission.
The ADPCM decoder reconstructs the original PCM signal
by adding the received quantized signal to the signal estima-
tion calculated by the predictor. A synchronous coding ad-
justment unit prevents cumulative distortion occurring on
synchronous tandem codings (ADPCM-PCM-ADPCM) un-
der certain conditions.
The adaptive predictor consists of two independent predictor
structures. One uses a second order recursive filter which
models the poles, and the other uses a sixth order
non-recursive filter which models the zeros in the input sig-
nal. This dual structure enables effective handling of both
speech and voice band data signals.
ADPCM PROCESSING
ADPCM to PCM Decoding Operation
When a logic “0” of TRB is latched in with the falling edge of
CE, the ADPCM processor is set to the decoding mode. Data
applied at the RSI input is sampled with the falling edge of
ASCK into a 5-bit ADPCM serial register. Within the next
cycle of CE, the decoder converts the ADPCM input data to
an 8-bit companded PCM data after 123 master clocks
(CLK). The 8-bit parallel PCM data is loaded into a
parallel-to-serial shift register and shifted out at the RSO out-
put with the rising edges of PSCK.
PCM to ADPCM Encoding Operation
A logic “1” of TRB at the falling edge of CE sets the ADPCM
processor to the encoding mode. Data applied at the TSI in-
put is sampled in an internal 8-bit PCM register with the fall-
ing edge of PSCK. During the next cycle of CE, the encoder
converts the companded 8-bit PCM data into a 5-, 4-, 3- or
2-bit ADPCM data, which will be shifted out during the third
cycle of CE at the TSO output with the rising edges of ASCK.
The TP11362A requires one master clock signal CLK. The
master clock signal CLK is not required to be synchronous to
the serial I/O clocks ASCK or PSCK. The serial interface
uses the serial clocks ASCK and PSCK and chip enable CE
for receiving and transmitting data. The data is internally
synchronized to the master clock CLK. There is a lower limit
of the clock frequency for CLK resulting from the number of
clock cycles required for processing the data.
Table 2 shows
the required clock cycles per channel depending on the se-
lected mode.
TABLE 2. Processing Cycles
Mode of Operation
CLK Cycles Needed
Decoder
123
Encoder
123
Initialized Channel
45
Disabled Channel
4
The sampling period (usually 125 µs for 8 kHz frame) divided
by the number of CLK cycles gives the required minimum
CLK period. A slightly higher CLK frequency is used in order
to allow for jitter and inaccuracies in the CLK rate. As an ex-
ample, for a four channel ADPCM codec, CLK frequency is 8
MHz as shown in the following calculations:
t
CLK = 125 µs /(8 * 123) = 127.03 ns
f
CLKmin = 1/tCLK = 7.872 MHz
f
CLKnom = 8.0 MHz
The period of CE must be equal to or greater than the re-
quired number of CLK cycles times the period of CLK. CE
must be low for more than 4 CLK cycles.
3
www.national.com


Nº de peça semelhante - TP11362A

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
National Semiconductor ...
TP11368 NSC-TP11368 Datasheet
555Kb / 18P
   Octal Adaptive Differential PCM Processor
logo
Texas Instruments
TP11368 TI1-TP11368 Datasheet
634Kb / 20P
[Old version datasheet]   Octal Adaptive Differential PCM Processor
logo
National Semiconductor ...
TP11368N NSC-TP11368N Datasheet
555Kb / 18P
   Octal Adaptive Differential PCM Processor
TP11368V NSC-TP11368V Datasheet
555Kb / 18P
   Octal Adaptive Differential PCM Processor
logo
Texas Instruments
TP11368V/NOPB TI1-TP11368V/NOPB Datasheet
634Kb / 20P
[Old version datasheet]   Octal Adaptive Differential PCM Processor
More results

Descrição semelhante - TP11362A

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Texas Instruments
TP11368 TI1-TP11368_11 Datasheet
634Kb / 20P
[Old version datasheet]   Octal Adaptive Differential PCM Processor
logo
National Semiconductor ...
TP11368 NSC-TP11368 Datasheet
555Kb / 18P
   Octal Adaptive Differential PCM Processor
TP3094 NSC-TP3094 Datasheet
186Kb / 19P
   Quad PCM Codec/Filter
logo
Renesas Technology Corp
821024 RENESAS-821024 Datasheet
919Kb / 15P
   QUAD NON-PROGRAMMABLE PCM CODEC
JUNE 25, 2014
logo
Integrated Device Techn...
821024 IDT-821024_14 Datasheet
696Kb / 14P
   QUAD NON-PROGRAMMABLE PCM CODEC
IDT821024 IDT-IDT821024 Datasheet
247Kb / 13P
   QUAD NON-PROGRAMMABLE PCM CODEC
logo
Renesas Technology Corp
821004J RENESAS-821004J Datasheet
1,003Kb / 16P
   QUAD NON-PROGRAMMABLE PCM CODEC
NOVEMBER 2020
logo
OKI electronic componet...
MSM7731-01 OKI-MSM7731-01 Datasheet
247Kb / 43P
   Multifunction PCM CODEC (Voice Signal Processor)
logo
Asahi Kasei Microsystem...
AK2304A AKM-AK2304A Datasheet
419Kb / 17P
   QUAD PCM CODEC/FILTER COMBO LSI
logo
Texas Instruments
TCM38C17IDL TI-TCM38C17IDL Datasheet
314Kb / 22P
[Old version datasheet]   QComboE FOUR-CHANNEL QUAD PCM COMBO
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Folha de dados Download

Go To PDF Page


Ligação URL




Privacy Policy
ALLDATASHEETPT.COM
ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com