Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

AM24LC21 Folha de dados(PDF) 8 Page - List of Unclassifed Manufacturers

Nome de Peças AM24LC21
Descrição Electrónicos  Dual Mode, 1K-bits (128 x 8) 2-Wire Serial EEPROM
Download  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  ETC [List of Unclassifed Manufacturers]
Página de início  
Logo ETC - List of Unclassifed Manufacturers

AM24LC21 Folha de dados(HTML) 8 Page - List of Unclassifed Manufacturers

Back Button AM24LC21 Datasheet HTML 4Page - List of Unclassifed Manufacturers AM24LC21 Datasheet HTML 5Page - List of Unclassifed Manufacturers AM24LC21 Datasheet HTML 6Page - List of Unclassifed Manufacturers AM24LC21 Datasheet HTML 7Page - List of Unclassifed Manufacturers AM24LC21 Datasheet HTML 8Page - List of Unclassifed Manufacturers AM24LC21 Datasheet HTML 9Page - List of Unclassifed Manufacturers AM24LC21 Datasheet HTML 10Page - List of Unclassifed Manufacturers AM24LC21 Datasheet HTML 11Page - List of Unclassifed Manufacturers AM24LC21 Datasheet HTML 12Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 13 page
background image
AM24LC21
Dual Mode, 1K-bits (128 x 8) 2-Wire Serial EEPROM
(Preliminary)
Anachip Corp.
www.anachip.com.tw
Rev 0.0 Aug 10, 2002
8/13
SCL
SDA
IN
SDA
OUT
T
SU:STA
T
HD:STA
T
HD:STA
T
HD:DAT
T
SU:DAT
T
SU:STO
T
BUF
T
AA
T
AA
T
SP
T
LOW
T
HIGH
T
F
T
R
Figure 3-5. Bus timing data
3.1.6 Slave address
After generating a START condition, the bus master
transmits the slave address consisting of a 7-bit
device code (1010) for the AM24LC21, followed by
three 000 3 bits. The eighth bit of slave address
determines if the master device wants to read or
write to
the AM24LC21
(Figure 3-6). The
AM24LC21 monitors the bus for its corresponding
slave address all the time. It generates an
acknowledge bit if the slave address was true and it
is not in a programming mode.
Operation Control code Chip select
W
/
R
Read
1010
000
1
Write
1010
000
0
A
Slave address
R/W
READ/WRITE
START
1
0
1
0
0
0
0
4.1 Byte Write
Following the start signal from the master, the slave
address (4 bits), 000 (3 bits) and the R/W bit which
is a logic low is placed onto the bus by the master
transmitter. This indicates to the addressed slave
receiver that a byte with a word address will fol-low
after it has generated an acknowledge bit during
the ninth clock cycle. Therefore, the next byte
transmit-ted by the master is the word address and
will be written into the address pointer of the
AM24LC21. After receiving another acknowledge
signal from the AM24LC21 the master device will
transmit the data word to be writ-ten into the
addressed memory location. The AM24LC21
acknowledges again and the master generates a
stop condition. This initiates the internal write cycle,
and during this time the AM24LC21 will not
generate acknowledge signals (Figure 4-1). It is
required that VCLK be held at a logic high level in
order to program the device. This applies to byte
write and page write operation. Note that VCLK can
go low while the device is in its self-timed program
operation and not affect programming.
Figure 3-6. Control byte allocation
4.2 Page Write
The write control byte, word address and the first
data byte are transmitted to the AM24LC21 in the
same way as in a byte write. But instead of
generating a stop condition the master transmits up
to eight data bytes to the AM24LC21 which are
temporarily stored in the on-chip page buffer and
will be written into the memory after the master has
transmitted a stop condition. After the receipt of
each word, the three lower order address pointer
bits are internally incremented by one. The higher
order five bits of the word address remains constant.
If the
master should transmit more than eight words prior
to generating the stop condition, the address
counter will roll over and the previously received
data will be overwritten. As with the byte write
operation, once the stop condition is received an
internal write cycle will begin (Figure 4-2). It is
required that VCLK be held at a logic high level in
order to program the device. This applies to byte
write and page write operation. Note that VCLK can
go low while the device is in its self-timed program
operation and not affect programming.


Nº de peça semelhante - AM24LC21

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
List of Unclassifed Man...
AM24LC21B ETC-AM24LC21B Datasheet
219Kb / 13P
   Dual Mode, 1K-bits (128 x 8) 2-Wire Serial EEPROM
AM24LC21BIN ETC-AM24LC21BIN Datasheet
219Kb / 13P
   Dual Mode, 1K-bits (128 x 8) 2-Wire Serial EEPROM
AM24LC21BINA ETC-AM24LC21BINA Datasheet
219Kb / 13P
   Dual Mode, 1K-bits (128 x 8) 2-Wire Serial EEPROM
AM24LC21BIS ETC-AM24LC21BIS Datasheet
219Kb / 13P
   Dual Mode, 1K-bits (128 x 8) 2-Wire Serial EEPROM
AM24LC21BISA ETC-AM24LC21BISA Datasheet
219Kb / 13P
   Dual Mode, 1K-bits (128 x 8) 2-Wire Serial EEPROM
More results

Descrição semelhante - AM24LC21

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
List of Unclassifed Man...
AM24LC21B ETC-AM24LC21B Datasheet
219Kb / 13P
   Dual Mode, 1K-bits (128 x 8) 2-Wire Serial EEPROM
logo
ATMEL Corporation
AT24C01B ATMEL-AT24C01B_08 Datasheet
634Kb / 25P
   Two-wire Serial EEPROM 1K (128 x 8)
logo
STMicroelectronics
ST24 STMICROELECTRONICS-ST24 Datasheet
146Kb / 16P
   SERIAL 1K 128 x 8 EEPROM
November 1997
logo
ATMEL Corporation
AT93C46D ATMEL-AT93C46D_08 Datasheet
512Kb / 21P
   Three-wire Serial EEPROM 1K (128 x 8 or 64 x 16)
logo
STMicroelectronics
ST93C46A STMICROELECTRONICS-ST93C46A Datasheet
111Kb / 13P
   1K 64 x 16 or 128 x 8 SERIAL MICROWIRE EEPROM
logo
NXP Semiconductors
PCB2421 PHILIPS-PCB2421 Datasheet
112Kb / 24P
   1K dual mode serial EEPROM
1997 Apr 01
logo
Holtek Semiconductor In...
HT2201 HOLTEK-HT2201 Datasheet
101Kb / 11P
   CMOS 1K 2-Wire Serial EEPROM
HT2201 HOLTEK-HT2201_14 Datasheet
1Mb / 9P
   CMOS 1K 2-Wire Serial EEPROM
logo
ATMEL Corporation
AT24C128C-SSHM-T ATMEL-AT24C128C-SSHM-T Datasheet
968Kb / 22P
   I2C-Compatible (2-Wire) Serial EEPROM 128-Kbit (16,384 x 8)
logo
SHANGHAI BELLING CO., L...
BL93C56 BELLING-BL93C56 Datasheet
595Kb / 12P
   2K bits (256 X 8 or 128 X 16)/ 4K bits (512 X 8 or 256 X 16) Three-wire Serial EEPROM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


Folha de dados Download

Go To PDF Page


Ligação URL




Privacy Policy
ALLDATASHEETPT.COM
ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com