Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

AD805 Folha de dados(PDF) 11 Page - Analog Devices

Nome de Peças AD805
Descrição Electrónicos  DATA RETIMING PHASE LOCKED LOOP
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  AD [Analog Devices]
Página de início  http://www.analog.com
Logo AD - Analog Devices

AD805 Folha de dados(HTML) 11 Page - Analog Devices

Back Button AD805 Datasheet HTML 4Page - Analog Devices AD805 Datasheet HTML 5Page - Analog Devices AD805 Datasheet HTML 6Page - Analog Devices AD805 Datasheet HTML 7Page - Analog Devices AD805 Datasheet HTML 8Page - Analog Devices AD805 Datasheet HTML 9Page - Analog Devices AD805 Datasheet HTML 10Page - Analog Devices AD805 Datasheet HTML 11Page - Analog Devices AD805 Datasheet HTML 12Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 11 / 12 page
background image
AD805
–11–
REV. 0
LARGE FACTOR FREQUENCY MULTIPLICATION —
TO 155.52 MHZ
The AD805-VCXO combination can be used to multiply a
frequency at the AD805’s DATAIN by a large integer multiple.
This is useful for generating a 155.52 MHz bit clock from a
19.44 MHz byte clock (multiplication factor of 8). The highly
accurate center frequency of the VCXO makes even larger
factor frequency multiplication possible. The VCXO will not
lock on a false harmonic even for large multiplication factors.
For example, a VCXO with center frequency accuracy of
100 ppm will allow frequency multiplication by a factor as large
as 5000. This is because the 5000th harmonic of 31.104 kHz is
155.52 MHz, and the 4999th and the 5001st harmonics are 200
ppm away from the VCXO center frequency. Since the accuracy
and tuning range of the VCXO constrain its output frequency to
within 100 ppm of center frequency, the circuit will reliably pick
the 5000th harmonic.
Frequency multiplication by an odd factor is possible using the
AD805-VCXO combination. This is not obvious. Consider a
51.84 MHz input multiplied by a factor of 3 to get to 155.52 MHz.
In this case, the edge spacing of the 51.84 MHz signal is 9.65 ns,
or 1-1/2 periods of the expected 155.52 MHz output. In theory,
every other edge of the 51.84 MHz at the AD805’s DATAIN is
interpreted as 180
° out of phase. In practice, however, the
inherent loop jitter dithers these edges to give +179
° then –179°
out of phase measurements on alternate edges. Measurements
on these alternate edges cancel. The circuit phase locks to the
other set of alternate edges. The very low gain of the VCXO and
the narrow bandwidth of the jitter transfer function gives an
output that has low jitter even though alternate input edges are
out of phase. When multiplying by a factor of 3, the DATAOUT
will have a repeating 110 or 100 pattern. Either pattern can
occur since either the rising or falling edges of the 51.84 MHz
signal at the DATAIN can be the out of phase set of alternate
edges.
Figure 18 shows the output jitter performance of an AD805-
VCXO circuit for different integer frequency multiplication
factors.
60
0
10
100
INPUT CLOCK FREQUENCY – MHz
50
40
30
20
10
Figure 19. AD805-VCXO Circuit Clock Output Jitter vs.
Integer Multiplier
DESKEWING ISOCHRONOUS 155.52 MBPS DATA
STREAMS
The AD805 can be used for deskewing a 155.52 Mbps data
stream to a reference 155.52 MHz clock when the clock is
isochronous with the data. Figure 19 shows a diagram of an
AD805 in a deskewing application. The data input to the
AD802-155 clock recovery circuit and the data input to the
AD805 were generated using the same 155.52 MHz clock. The
AD805 data retiming loop formed by the voltage-controlled
phase shifter, the phase detector, and the loop filter act to align
the phase of the input data to the phase of the recovered clock.
This eliminates skew that can exist between two isochronous
data paths.
The AD805 will track
±180° change in skew after initial locking
without bit errors. If the skew changes by more than
±180° after
lock, it is possible to exceed the range of the voltage controlled
phase shifter. Exceeding the phase shifter range will force the
AD805 data retiming loop to reacquire to the center of the
phase shifter. During this reacquisition, it is possible to make
3000 bit errors.
PHASE
DETECTOR
RECOVERED
CLOCK
COMPENSATING
ZERO
C
D
VCO
RETIMING
MODULE
FRAC
OUTPUT
AD802-155
VOLTAGE
CONTROLLED
PHASE
SHIFTER
BUFFERED
CLOCK
AD805
GAIN
REFERENCE
DATA INPUT
DATA
INPUT
VCXO
CONTROL
OUTPUT
FREQUENCY
DETECTOR
RETIMING
MODULE
LOOP
FILTER
RETIMED
DATA
PHASE
DETECTOR
LOOP
FILTER
RETIMED
DATA
Figure 19. AD805 Deskewing Circuit Diagram
OBSOLETE


Nº de peça semelhante - AD805

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Analog Devices
AD8051 AD-AD8051 Datasheet
267Kb / 16P
   Low Cost, High Speed Rail-to-Rail Amplifiers
REV. B
AD8051 AD-AD8051 Datasheet
502Kb / 24P
   Low Cost, High Speed, Rail-to-Rail Amplifiers
Rev. G
AD8051 AD-AD8051 Datasheet
561Kb / 24P
   Low Cost, High Speed, Rail-to-Rail Amplifiers
Rev. H
AD8051AR AD-AD8051AR Datasheet
267Kb / 16P
   Low Cost, High Speed Rail-to-Rail Amplifiers
REV. B
AD8051AR AD-AD8051AR Datasheet
561Kb / 24P
   Low Cost, High Speed, Rail-to-Rail Amplifiers
Rev. H
More results

Descrição semelhante - AD805

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Analog Devices
AD805 AD-AD805_15 Datasheet
324Kb / 12P
   Data Retiming Phase-Locked Loop
REV. 0
AD800 AD-AD800_15 Datasheet
141Kb / 12P
   Clock Recovery and Data Retiming Phase-Locked Loop
REV. B
AD802 AD-AD802_15 Datasheet
141Kb / 12P
   Clock Recovery and Data Retiming Phase-Locked Loop
REV. B
AD800 AD-AD800 Datasheet
253Kb / 12P
   Clock Recovery and Data Retiming Phase-Locked Loop
REV. B
logo
NXP Semiconductors
HEF4046B PHILIPS-HEF4046B Datasheet
416Kb / 15P
   Phase-locked loop
January 1995
logo
Z-Communications, Inc
PSA4230C-LF ZCOMM-PSA4230C-LF_11 Datasheet
93Kb / 2P
   PHASE LOCKED LOOP
PSN1100A ZCOMM-PSN1100A_10 Datasheet
74Kb / 2P
   PHASE LOCKED LOOP
PSA3005A ZCOMM-PSA3005A Datasheet
75Kb / 2P
   PHASE LOCKED LOOP
PSA2220C-LF ZCOMM-PSA2220C-LF_10 Datasheet
84Kb / 2P
   PHASE LOCKED LOOP
PSN2710A ZCOMM-PSN2710A_10 Datasheet
78Kb / 2P
   PHASE LOCKED LOOP
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Folha de dados Download

Go To PDF Page


Ligação URL




Privacy Policy
ALLDATASHEETPT.COM
ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com