 |
Os motores de busca de Datasheet de Componentes eletrônicos |
|
|
Os motores de busca de Datasheet de Componentes eletrônicos |
|
CS5461A-ISZ Folha de dados(PDF) 9 Page - Cirrus Logic |
|
||||||||||||||||||||||||||||||
CS5461A-ISZ Folha de dados(HTML) 9 Page - Cirrus Logic |
|
|
9 / 41 page  CS5461A DS661F1 9 DIGITAL CHARACTERISTICS • Min / Max characteristics and specifications are guaranteed over all Recommended Operating Conditions. • Typical characteristics and specifications are measured at nominal supply voltages and TA = 25 °C. • VA+ = VD+ = 5V ±5%; AGND = DGND = 0 V. All voltages with respect to 0 V. • MCLK = 4.096 MHz. Notes: 9. All measurements performed under static conditions. 10. If a crystal is used, then XIN frequency must remain between 2.5 MHz - 5.0 MHz. If an external oscillator is used, XIN frequency range is 2.5 MHz - 20 MHz, but K must be set so that MCLK is between 2.5 MHz - 5.0 MHz. 11. If external MCLK is used, then the duty cycle must be between 45% and 55% to maintain this specification. 12. The frequency of CPUCLK is equal to MCLK. 13. The minimum FSCR is limited by the maximum allowed gain register value. The maximum FSCR is limited by the full-scale signal applied to the channel input. 14. Configuration Register bits PC[6:0] are set to “0000000”. 15. The MODE pin is pulled low by an internal resistor. Parameter Symbol Min Typ Max Unit Master Clock Characteristics Master Clock Frequency Internal Gate Oscillator (Note 10) MCLK 2.5 4.096 20 MHz Master Clock Duty Cycle 40 - 60 % CPUCLK Duty Cycle (Note 11 and 12) 40 60 % Filter Characteristics Phase Compensation Range (Voltage Channel, 60 Hz) -2.8 - +2.8 ° Input Sampling Rate DCLK = MCLK/K - DCLK/8 - Hz Digital Filter Output Word Rate (Both Channels) OWR - DCLK/1024 - Hz High-pass Filter Corner Frequency -3 dB - 0.5 - Hz Full Scale Calibration Range (Referred to Input) (Note 13) FSCR 25 - 100 %F.S. Channel-to-channel Time-shift Error (Note 14) 1.0 µs Input/Output Characteristics High-level Input Voltage All Pins Except XIN and SCLK and RESET XIN SCLK and RESET VIH 0.6 VD+ (VD+) - 0.5 0.8 VD+ - - - - - - V V V Low-level Input Voltage (VD = 5 V) All Pins Except XIN and SCLK and RESET XIN SCLK and RESET VIL - - - - - - 0.8 1.5 0.2 VD+ V V V Low-level Input Voltage (VD = 3.3 V) All Pins Except XIN and SCLK and RESET XIN SCLK and RESET VIL - - - - - - 0.48 0.3 0.2 VD+ V V V High-level Output Voltage Iout = +5 mA VOH (VD+) - 1.0 - - V Low-level Output Voltage Iout = -5 mA VOL -- 0.4 V Input Leakage Current (Note 15) Iin -±1 ±10 µA 3-state Leakage Current IOZ -- ±10 µA Digital Output Pin Capacitance Cout -5 - pF |
Nº de peça semelhante - CS5461A-ISZ |
|
Descrição semelhante - CS5461A-ISZ |
|
|
Ligação URL |
| Privacy Policy |
| ALLDATASHEETPT.COM |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Portuguese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
