Os motores de busca de Datasheet de Componentes eletrônicos
BD63621MUV Folha de dados(PDF) 12 Page - Rohm
Nome de Peças.
Página de início
BD63621MUV Folha de dados(HTML) 12 Page - Rohm
/ 29 page
© 2017 ROHM Co., Ltd. All rights reserved.
This series builds in translator circuit and can drive stepping motor in CLK-IN mode.
The operation of the translator circuit in CLK-IN drive mode is described as below.
The translator circuit is initialized by power ON Reset function and PS terminal.
・Initializing operation when power supply is turned on
①If power supply is turned on at PS=L (Please use this sequence as a general rule)
When power supply is turned on, the power ON reset function operates in IC and initialized, but as long as it is PS=L,
the motor output is the OPEN state. After power supply is turned on, because of the changing of PS=L⇒H, the motor
output becomes the ACTIVE state, and the excitation is started at the initial electrical angle.
But at the time of PS=L⇒H, it returns from the standby state to the normal state and there is a delay of 40µs(Max)
until the motor output has become the ACTIVE state.
②If power supply is turned on at PS=H
When power supply is turned on, the power ON function in IC operates, and initialized before the motor output
becomes the ACTIVE state, and the excitation is started at the initial electrical angle.
・Initializing operation during motor operating
Please input the reset signal to PS terminal when the translator circuit is initialized during motor operating. (Refer to P.19)
But at the time of PS=L⇒H, it returns from the standby state to the normal state and there is a delay of 40µs (Max) until
the motor output has become the ACTIVE state, so please be careful.
○Control input timing
Please input as shown below because the translator circuit operates at the rising edge of CLK signal. If you disobey this
timing and input, then there is the possibility that the translator circuit does not operate as expected. In addition, at the time
of PS=L⇒H, it returns from the standby state to the normal state and there is a delay of 40µs (Max) until the motor output
has become the ACTIVE state, so within this delay interval there is no phase advance operation even if CLK is inputted.
A:PS minimum input pulse width･･････20µs
B:PS rising edge to CLK rising edge input possible maximum delay time･･････40µs
C:CLK minimum period･･････4µs
D:CLK minimum input H pulse width･･････2µs
E:CLK minimum input L pulse width･･････2µs
F:MODE0,MODE1,CW_CCW,ENABLE set-up time･･････1µs
G:MODE0,MODE1,CW_CCW,ENABLE hold time･･････1µs
Reset is released
Motor output OPEN
Motor output ON
ALLDATASHEET é util para você?
[ DONATE ]
Política de Privacidade
Troca de Link
Lista de Fabricantes
All Rights Reserved©
| English :
| Chinese :
| German :
| Japanese :
| Korean :
| Spanish :
| French :
| Italian :
| Polish :
| Vietnamese :