Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

GS8150V36AGB-300 Folha de dados(PDF) 4 Page - GSI Technology

Nome de Peças GS8150V36AGB-300
Descrição Electrónicos  1M x 18, 512K x 36 18Mb Register-Register Late Write SRAM
Download  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  GSI [GSI Technology]
Página de início  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS8150V36AGB-300 Folha de dados(HTML) 4 Page - GSI Technology

  GS8150V36AGB-300 Datasheet HTML 1Page - GSI Technology GS8150V36AGB-300 Datasheet HTML 2Page - GSI Technology GS8150V36AGB-300 Datasheet HTML 3Page - GSI Technology GS8150V36AGB-300 Datasheet HTML 4Page - GSI Technology GS8150V36AGB-300 Datasheet HTML 5Page - GSI Technology GS8150V36AGB-300 Datasheet HTML 6Page - GSI Technology GS8150V36AGB-300 Datasheet HTML 7Page - GSI Technology GS8150V36AGB-300 Datasheet HTML 8Page - GSI Technology GS8150V36AGB-300 Datasheet HTML 9Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 25 page
background image
GS8150V18/36AB-357/333/300/250
Product Preview
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.04 4/2005
4/25
© 2003, GSI Technology
GS8150V18/36 BGA Pin Description
Symbol
Type
Description
A
I
Address Inputs
DQA
DQB
DQC
DQD
I/O
Data Input and Output pins
BA, BB, BC, BD
I
Byte Write Enable for DQA, DQB, DQC, DQD I/Os; active low
NC
No Connect
CK
I
Clock Input Signal; active high
CK
I
Clock Input Signal; active low
SW
I
Write Enable; active low
G
I
Output Enable; active low
ZZ
I
Sleep mode control; active high
M1
I
Read Operation Protocol Select—Selects Register-Register read operations; must be tied low in this
device
M2
I
Read Operation Protocol Select—Selects Register-Register read operations; must be tied high in this
device
ZQ
I
FLXDrive-II™ Output Impedance Control
SS
I
Synchronous Select Input
TMS
I
Scan Test Mode Select
TDI
I
Scan Test Data In
TDO
O
Scan Test Data Out
TCK
I
Scan Test Clock
VREF
I
Input Reference Voltage
VDD
I
Core power supply
VSS
I
I/O and Core Ground
VDDQ
I
Output driver power supply
Read Operations
Pipelined Read
A read cycle begins when the RAM captures logic 0 on SS and logic 1 on SW at the rising edge of K (and the falling edge of K).
Address inputs captured on that clock edge are propigated into the RAM, which delivers data to the input of the output registers.
The second rising edge of K fires the output registers and releases read data to the output drivers. If G is held active low, the
drivers drive the data onto the output pins. Read data is sustained on the output pins as long as G is held low or until the next rising
edge of K, at which point the outputs may update to new data or deselect, depending on what control command was registered at
the second rising edge of K.
Dual Cycle Deselect
Chip deselect (SS = logic 1) is pipelined to the same degree as read data. Therefore, a deselect command entered on the rising edge
of K is acted upon in response to the next rising edge of K.


Nº de peça semelhante - GS8150V36AGB-300

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
GSI Technology
GS815018AB GSI-GS815018AB Datasheet
992Kb / 25P
   1M x 18, 512K x 36 18Mb Register-Register Late Write SRAM
GS815018AB-250 GSI-GS815018AB-250 Datasheet
992Kb / 25P
   1M x 18, 512K x 36 18Mb Register-Register Late Write SRAM
GS815018AB-250I GSI-GS815018AB-250I Datasheet
992Kb / 25P
   1M x 18, 512K x 36 18Mb Register-Register Late Write SRAM
GS815018AB-300 GSI-GS815018AB-300 Datasheet
992Kb / 25P
   1M x 18, 512K x 36 18Mb Register-Register Late Write SRAM
GS815018AB-300I GSI-GS815018AB-300I Datasheet
992Kb / 25P
   1M x 18, 512K x 36 18Mb Register-Register Late Write SRAM
More results

Descrição semelhante - GS8150V36AGB-300

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
GSI Technology
GS815018AB GSI-GS815018AB Datasheet
992Kb / 25P
   1M x 18, 512K x 36 18Mb Register-Register Late Write SRAM
logo
Cypress Semiconductor
CY7C1330AV25 CYPRESS-CY7C1330AV25 Datasheet
397Kb / 19P
   18-Mbit (512K x 36/1Mbit x 18) Pipelined Register-Register Late Write
logo
GSI Technology
GS8161E18BT GSI-GS8161E18BT Datasheet
1Mb / 35P
   1M x 18, 512K x 36, 512K x 36 18Mb Sync Burst SRAMs
GS8161E18BT-V GSI-GS8161E18BT-V Datasheet
1Mb / 35P
   1M x 18, 512K x 36, 512K x 36 18Mb Sync Burst SRAMs
logo
Cypress Semiconductor
CY7C1380CV25 CYPRESS-CY7C1380CV25 Datasheet
519Kb / 33P
   512K x 36/1M x 18 Pipelined SRAM
CY7C1380B CYPRESS-CY7C1380B Datasheet
841Kb / 34P
   512K x 36/1M x 18 Pipelined SRAM
logo
GSI Technology
GS8160E18T GSI-GS8160E18T Datasheet
622Kb / 25P
   1M x 18, 512K x 36 18Mb Sync Burst SRAMs
GS816018BT GSI-GS816018BT Datasheet
925Kb / 24P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
GS8160F18T GSI-GS8160F18T Datasheet
544Kb / 22P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
GS8160E18BT-V GSI-GS8160E18BT-V Datasheet
926Kb / 23P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


Folha de dados Download

Go To PDF Page


Ligação URL




Privacy Policy
ALLDATASHEETPT.COM
ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com