Os motores de busca de Datasheet de Componentes eletrônicos |
|
74LVCH32373A Folha de dados(PDF) 2 Page - NXP Semiconductors |
|
74LVCH32373A Folha de dados(HTML) 2 Page - NXP Semiconductors |
2 / 16 page 1999 Nov 24 2 Philips Semiconductors Product specification 32-bit transparent D-type latch with 5 V tolerant inputs/outputs; 3-state 74LVCH32373A FEATURES • 5 V tolerant inputs/outputs for interfacing with 5 V logic • Wide supply voltage range from 1.2 to 3.6 V • CMOS low power consumption • MULTIBYTE™ flow-trough standard pin-out architecture • Low inductance multiple power and ground pins for minimum noise and ground bounce • Direct interface with TTL levels • Bus hold on data inputs • Typical output ground bounce voltage: VOLP <0.8VatVCC = 3.3 V and Tamb =25 °C • Typical output undershoot voltage: VOHV >2VatVCC = 3.3 V and Tamb =25 °C • Power off disables outputs, permitting live insertion • Packaged in plastic fine-pitch ball grid array package. DESCRIPTION The 74LVCH32373A is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. The inputs can be driven from either 3.3 or 5 V devices. In 3-state operation, outputs can handle 5 V. These features allow the use of these devices in a mixed 3.3 or 5 V environment. The 74LVCH32373A is a 32-bit transparent D-type latch featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications. One latch enable (nLE) input and one output enable (nOE) are provided for each octal. Inputs can be driven from either 3.3 or 5 V devices. The 74LVCH32373A consists of 4 sections of eight D-type transparent latches with 3-state true outputs. When input nLE is HIGH, data at the nDn inputs enter the latches. In this condition the latches are transparent, i.e. a latch output will change each time its corresponding D-input changes. When input nLE is LOW the latches store the information that was present at the D-inputs one set-up time preceding the HIGH-to-LOW transition of nLE. When input nOE is LOW, the contents of the eight latches are available at the outputs. When input nOE is HIGH, the outputs go to the high-impedance OFF-state. Operation of the nOE input does not affect the state of the latches. The 74LVCH32373A bus hold data input circuits eliminate the need for external pull-up resistors to hold unused inputs. QUICK REFERENCE DATA GND = 0 V; Tamb =25 °C; tr =tf ≤ 2.5 ns. Note 1. CPD is used to determine the dynamic power dissipation (PD in µW). PD =CPD × VCC2 × fi + Σ (CL × VCC2 × fo) where: fi = input frequency in MHz; fo = output frequency in MHz; CL = output load capacitance in pF; VCC = supply voltage in Volts; Σ (CL × VCC2 × fo) = sum of the outputs. SYMBOL PARAMETER CONDITIONS TYPICAL UNIT tPHL/tPLH propagation delay nDn to nQn CL = 50 pF; VCC = 3.3 V 3.0 ns nLE to nQn CL = 50 pF; VCC = 3.3 V 3.4 ns CI input capacitance 5.0 pF CPD power dissipation capacitance per buffer VI = GND to VCC; note 1 26 pF |
Nº de peça semelhante - 74LVCH32373A |
|
Descrição semelhante - 74LVCH32373A |
|
|
Ligação URL |
Privacy Policy |
ALLDATASHEETPT.COM |
ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |