Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

SN74V273-7PZA Folha de dados(PDF) 8 Page - Texas Instruments

Nome de Peças SN74V273-7PZA
Descrição Electrónicos  819218, 1638418, 3276818, 65536 횞 18 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
Download  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  TI [Texas Instruments]
Página de início  http://www.ti.com
Logo TI - Texas Instruments

SN74V273-7PZA Folha de dados(HTML) 8 Page - Texas Instruments

Back Button SN74V273-7PZA Datasheet HTML 4Page - Texas Instruments SN74V273-7PZA Datasheet HTML 5Page - Texas Instruments SN74V273-7PZA Datasheet HTML 6Page - Texas Instruments SN74V273-7PZA Datasheet HTML 7Page - Texas Instruments SN74V273-7PZA Datasheet HTML 8Page - Texas Instruments SN74V273-7PZA Datasheet HTML 9Page - Texas Instruments SN74V273-7PZA Datasheet HTML 10Page - Texas Instruments SN74V273-7PZA Datasheet HTML 11Page - Texas Instruments SN74V273-7PZA Datasheet HTML 12Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 52 page
background image
SN74V263, SN74V273, SN74V283, SN74V293
8192
× 18, 16384 × 18, 32768 × 18, 65536 × 18
3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SCAS669D – JUNE 2001 – REVISED FEBRUARY 2003
8
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Terminal Functions (Continued)
TERMINAL
I/O
DESCRIPTION
NAME
I/O
DESCRIPTION
PFM
I
Programmable-flag mode. During master reset, a low on PFM selects asynchronous programmable-flag timing
mode. A high on PFM selects synchronous programmable-flag timing mode.
PRS
I
Partial reset. PRS initializes the read and write pointers to zero and sets the output register to all zeroes. During
partial reset, the existing mode (standard or FWFT), programming method (serial or parallel), and
programmable-flag settings, input and output bus widths, big/little endian, interspersed parity select, and retransmit
mode are all retained.
Q0–Q17
O
Data outputs. Data outputs for a 18- or 9-bit bus. When in 18-bit mode, Q0–Q17 are used and when in 9-bit mode,
Q0–Q8 are used, and the unused outputs, Q9–Q17 should not be connected. Outputs are not 5-V tolerant regardless
of the state of OE.
RCLK
I
Read clock. When enabled by REN, the rising edge of RCLK reads data from the FIFO memory and offsets from
the programmable registers.
REN
I
Read enable. REN enables RCLK for reading data from the FIFO memory and offset registers.
RM
I
Retransmit latency mode. During master reset, a low on RM selects zero-latency retransmit timing mode. A high on
RM selects normal-latency mode.
RT
I
Retransmit. RT asserted on the rising edge of RCLK initializes the READ pointer to zero, sets the EF flag to low (OR
to high in FWFT mode) and does not disturb the write pointer, programming method, existing timing mode, or
programmable flag settings. RT is useful to reread data starting from the first physical location of the FIFO.
SEN
I
Serial enable. SEN enables serial loading of programmable flag offsets.
WCLK
I
Write clock. When enabled by WEN, the rising edge of WCLK writes data into the FIFO and offsets into the
programmable registers for parallel programming and, when enabled by SEN, the rising edge of WCLK writes one
bit of data into the programmable register for serial programming.
WEN
I
Write enable. WEN enables WCLK for writing data into the FIFO memory and offset registers.
detailed description
inputs
data in (D0–Dn)
Data inputs for 18-bit-wide data (D0–D17) or data inputs for 9-bit wide data (D0–D8).
controls
master reset (MRS)
A master reset is accomplished when the MRS input is taken to a low state. This operation sets the internal read
and write pointers to the first location of the RAM array. PAE goes low, PAF goes high, and HF goes high.
If FWFT/SI is high, the FWFT mode, along with IR and OR, is selected. OR goes high and IR goes low. If
FWFT/SI is low during master reset, the standard mode, along with EF and FF, is selected. EF goes low and
FF goes high.
All control settings, such as OW, IW, BE, RM, PFM, and IP, are defined during the master reset cycle.
During a master reset, the output register is initialized to all zeroes. A master reset is required after power up,
before a write operation can take place. MRS is asynchronous.
See Figure 5 for timing information.


Nº de peça semelhante - SN74V273-7PZA

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Texas Instruments
SN74V273-7PZA TI1-SN74V273-7PZA Datasheet
824Kb / 52P
[Old version datasheet]   3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
More results

Descrição semelhante - SN74V273-7PZA

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Texas Instruments
SN74V3640 TI-SN74V3640 Datasheet
725Kb / 50P
[Old version datasheet]   1024 횞 36, 2048 횞 36, 4096 횞 36, 8192 횞 36, 16384 횞 36, 32768 횞 36 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SN74ALVC7804 TI-SN74ALVC7804 Datasheet
150Kb / 11P
[Old version datasheet]   512 횞 18 FIRST-IN, FIRST-OUT MEMORY
SN74ALVC7804 TI-SN74ALVC7804_07 Datasheet
241Kb / 13P
[Old version datasheet]   512 횞 18 FIRST-IN, FIRST-OUT MEMORY
SN74ABT7819A TI-SN74ABT7819A Datasheet
321Kb / 21P
[Old version datasheet]   512 횞 18 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN54ABT7819 TI-SN54ABT7819 Datasheet
289Kb / 20P
[Old version datasheet]   512 횞 18 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ABT7820 TI-SN74ABT7820 Datasheet
196Kb / 15P
[Old version datasheet]   512 횞 18 횞 2 STROBED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ABT7819 TI-SN74ABT7819 Datasheet
284Kb / 20P
[Old version datasheet]   512 횞 18 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ACT7804 TI-SN74ACT7804 Datasheet
146Kb / 11P
[Old version datasheet]   512 횞 18 STROBED FIRST-IN, FIRST-OUT MEMORY
SN74ACT7806 TI-SN74ACT7806_06 Datasheet
174Kb / 12P
[Old version datasheet]   256 횞 18 STROBED FIRST-IN, FIRST-OUT MEMORY
SN54ABT7820 TI-SN54ABT7820 Datasheet
199Kb / 14P
[Old version datasheet]   512 횞 18 횞 2 STROBED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Folha de dados Download

Go To PDF Page


Ligação URL




Privacy Policy
ALLDATASHEETPT.COM
ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com