FIN324CMLX datasheet(3/23 Pages) FAIRCHILD

Nome de Peças	FIN324CMLX

Descrição Electrónicos	24-Bit Ultra-Low Power Serializer Deserializer Supporting Single and Dual Displays

Download	23 Pages

Scroll/Zoom	100%

Fabricante Electrônico	FAIRCHILD [Fairchild Semiconductor]

Página de início	http://www.fairchildsemi.com

Logo

3 / 23 page

www.fairchildsemi.com

FIN324C Rev. 1.0.5

3

Pin Definitions

I/O

Type

#

Pins

Description of Signals

Chip-Level Control Signals

M/S

IN

1

LV-CMOS Master/Slave Control Input:

M/S=1 MASTER, M/S =0 SLAVE

/RES

IN

1

LV_CMOS RESET signal and power-down signal

/RES=0: Resets and powers down all circuitry

/RES=1: Device enabled

/STBY(SLEW)

IN

1

LV-CMOS standby signal or output slew rate signal:

M/S=1: /STBY

M/S=0: RSLEW

/STBY=0: Device powered down

RSLEW=1: Fast edge rate

RSLEW=0: Slow edge rate

PAR/SPI

IN

1

LV-CMOS parallel / SPI display interface

Tells the SerDes it is interfacing with a sub-display with a SPI interface

PAR/SPI=1: Parallel Interface

PAR/SPI=0: SPI Interface using STRB0(WCLK0)

CKSEL(H)

IN

1

LV-CMOS Input: Master clock source select input.

When M/S=1: CKSEL (passed in serial stream)

CKSEL=1: STRB1(WCLK1) Active

CKSEL=0: STRB0(WCLK0) Active

When M/S=0: This pin must be tied to VDDP.

Parallel Interface Signals Master Functionality (Slave Functionality)

DP[17:0]

DP[6]({SCLK})

DP[7]({SDAT})

I/O

18

LV-CMOS data I/O. I/O direction controlled by M/S pin and R/W

internal state.

DP[6] SPI mode SCLK signal pin when PAR/SPI=0 (Slave Only)

DP[7] SPI mode SDAT signal pin when PAR/SPI=0(Slave Only)

CNTL[5:0]

{SCLK}CNTL[5]

{SDAT}CNTL[4]

I/O

6

LV-CMOS data I/O. I/O direction controlled by M/S pin

M/S=1: Inputs

M/S=0: Outputs

In SPI mode, CNTL[5] is SCLK; CNTL[4] is SDAT for master and slave

R/W

I/O

1

LV-CMOS data I/O. I/O direction controlled by M/S pin.

M/S=1: Input

M/S=0: Output

Functional operation:

R/W=1: Read

R/W=0: Write

STRB0(WCLK0)

I/O

1

LV-CMOS data I/O. Function controlled by M/S pin.

M/S=1: STRB0 Input

M/S=0: WCLK0 Output

STRB1(WCLK1)

I/O

1

LV-CMOS Data I/O. Function controlled by M/S pin.

M/S=1: STRB1 Input

M/S=0: WCLK1 Output

Nº de peça semelhante - FIN324CMLX

Fabricante Electrônico	Nome de Peças	Folha de dados	Descrição Electrónicos
Fairchild Semiconductor	FIN324CMLX	930Kb / 19P	24-Bit Ultra-Low Power Serializer / Deserializer Supporting Single and Dual Displays

More results

Descrição semelhante - FIN324CMLX

Fabricante Electrônico	Nome de Peças	Folha de dados	Descrição Electrónicos
Fairchild Semiconductor	FIN324C	930Kb / 19P	24-Bit Ultra-Low Power Serializer / Deserializer Supporting Single and Dual Displays
	FIN224C	765Kb / 9P	24-Bit Low-Power Serializer/Deserializer
	FIN210AC	673Kb / 17P	10-Bit Serializer / Deserializer Supporting Cameras and Small Displays up to 48MHz
	FIN424C	327Kb / 10P	20-Bit Ultra-Low-Power Serializer / Deserializer for 關Controller and RGB Displays
	FIN24C	758Kb / 22P	uSerDes Low Voltage 24-Bit Bi-Directional Serializer/Deserializer
Vitesse Semiconductor C...	VSC7145	746Kb / 2P	Dual Speed 10-bit Serializer/Deserializer
National Semiconductor ...	DS90C124	865Kb / 17P	5-35MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer
	DS99R103	890Kb / 22P	3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer
	DS99R105	922Kb / 24P	3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer
Texas Instruments	DS99R103	1Mb / 30P	[Old version datasheet] 3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer

More results

FIN324CMLX Folha de dados(PDF) 3 Page - Fairchild Semiconductor

FIN324CMLX Folha de dados(HTML) 3 Page - Fairchild Semiconductor

Nº de peça semelhante - FIN324CMLX

Descrição semelhante - FIN324CMLX

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

Folha de dados Download

Ligação URL