Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

MC100EL34DG Folha de dados(PDF) 1 Page - ON Semiconductor

Nome de Peças MC100EL34DG
Descrição Electrónicos  5V ECL 첨2, 첨4, 첨8 Clock Generation Chip
Download  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  ONSEMI [ON Semiconductor]
Página de início  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

MC100EL34DG Folha de dados(HTML) 1 Page - ON Semiconductor

  MC100EL34DG Datasheet HTML 1Page - ON Semiconductor MC100EL34DG Datasheet HTML 2Page - ON Semiconductor MC100EL34DG Datasheet HTML 3Page - ON Semiconductor MC100EL34DG Datasheet HTML 4Page - ON Semiconductor MC100EL34DG Datasheet HTML 5Page - ON Semiconductor MC100EL34DG Datasheet HTML 6Page - ON Semiconductor MC100EL34DG Datasheet HTML 7Page - ON Semiconductor MC100EL34DG Datasheet HTML 8Page - ON Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 1 / 8 page
background image
© Semiconductor Components Industries, LLC, 2006
November, 2006 − Rev. 10
1
Publication Order Number:
MC10EL34/D
MC10EL34, MC100EL34
5VECL ÷2, ÷4, ÷8 Clock
Generation Chip
Description
The MC10/100EL34 is a low skew ÷2, ÷4, ÷8 clock generation chip
designed explicitly for low skew clock generation applications. The
internal dividers are synchronous to each other, therefore, the common
output edges are all precisely aligned. The VBB pin, an internally
generated voltage supply, is available to this device only. For
single-ended input conditions, the unused differential input is
connected to VBB as a switching reference voltage. VBB may also
rebias AC coupled inputs. When used, decouple VBB and VCC via a
0.01
mF capacitor and limit current sourcing or sinking to 0.5 mA.
When not used, VBB should be left open.
The common enable (EN) is synchronous so that the internal
dividers will only be enabled/disabled when the internal clock is
already in the LOW state. This avoids any chance of generating a runt
clock pulse on the internal clock when the device is enabled/disabled
as can happen with an asynchronous control. An internal runt pulse
could lead to losing synchronization between the internal divider
stages. The internal enable flip−flop is clocked on the falling edge of
the input clock, therefore, all associated specification limits are
referenced to the negative edge of the clock input.
Upon startup, the internal flip-flops will attain a random state; the
master reset (MR) input allows for the synchronization of the internal
dividers, as well as multiple EL34s in a system.
The 100 Series contains temperature compensation.
Features
50 ps Output-to-Output Skew
Synchronous Enable/Disable
Master Reset for Synchronization
PECL Mode Operating Range:
VCC = 4.2 V to 5.7 V with VEE = 0 V
NECL Mode Operating Range:
VCC = 0 V with VEE = −4.2 V to −5.7 V
Internal Input 75 kW Pulldown Resistors on CLK(s), EN, and MR
Pb−Free Packages are Available*
*For additional information on our Pb−Free strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
SO−16
D SUFFIX
CASE 751B
1
16
MARKING DIAGRAMS*
1
16
10EL34G
AWLYWW
A
= Assembly Location
WL
= Wafer Lot
YY
= Year
WW
= Work Week
G= Pb−Free Package
1
16
100EL34G
AWLYWW
http://onsemi.com
*For additional marking information, refer to
Application Note AND8002/D.
See detailed ordering and shipping information in the package
dimensions section on page 7 of this data sheet.
ORDERING INFORMATION


Nº de peça semelhante - MC100EL34DG

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
ON Semiconductor
MC100EL34DG ONSEMI-MC100EL34DG Datasheet
173Kb / 9P
   Clock Generation Chip
July, 2016 ??Rev. 11
More results

Descrição semelhante - MC100EL34DG

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
ON Semiconductor
MC100EL34 ONSEMI-MC100EL34 Datasheet
69Kb / 8P
   5V ECL 첨2, 첨4, 첨8 Clock Generation Chip
October, 2000 ??Rev. 3
MC100LVEL34 ONSEMI-MC100LVEL34_06 Datasheet
145Kb / 10P
   3.3V ECL 첨2, 첨4, 첨8 Clock Generation Chip
November, 2006 ??Rev. 2
MC100LVEL34 ONSEMI-MC100LVEL34 Datasheet
145Kb / 10P
   3.3V ECL 첨2, 첨4, 첨8 Clock Generation Chip
November, 2006 ??Rev. 2
logo
Micrel Semiconductor
SY10EL34 MICREL-SY10EL34 Datasheet
57Kb / 4P
   5V/3.3V 첨2, 첨4, 첨8 CLOCK GENERATION CHIP
logo
Microchip Technology
SY100EL34 MICROCHIP-SY100EL34 Datasheet
752Kb / 14P
   5V/3.3V 첨2, 첨4, 첨8 Clock Generation Chip
02/28/20
logo
Micrel Semiconductor
SY10EL34 MICREL-SY10EL34_06 Datasheet
61Kb / 5P
   5V/3.3V 첨2, 첨4, 첨8 CLOCK GENERATION CHIP
SY10EL34 MICREL-SY10EL34_11 Datasheet
176Kb / 7P
   5V/3.3V 첨2, 첨4, 첨8 Clock Generation Chip
logo
ON Semiconductor
MC10EL34 ONSEMI-MC10EL34 Datasheet
94Kb / 3P
   첨2,첨4,첨8 Clock Generation Chip
1996 REV 2
MC100LVEP34 ONSEMI-MC100LVEP34_06 Datasheet
150Kb / 12P
   2.5V / 3.3V ECL 첨2, 첨4, 첨8 Clock Generation Chip
November, 2006 ??Rev. 9
MC100EL38 ONSEMI-MC100EL38_06 Datasheet
122Kb / 7P
   5V ECL 첨2, 첨4/6 Clock Generation Chip
October, 2006 ??Rev. 7
More results


Html Pages

1 2 3 4 5 6 7 8


Folha de dados Download

Go To PDF Page


Ligação URL




Privacy Policy
ALLDATASHEETPT.COM
ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com