Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

SN74V225-7PAG Folha de dados(PDF) 4 Page - Texas Instruments

Nome de Peças SN74V225-7PAG
Descrição Electrónicos  512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
Download  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  TI [Texas Instruments]
Página de início  http://www.ti.com
Logo TI - Texas Instruments

SN74V225-7PAG Folha de dados(HTML) 4 Page - Texas Instruments

  SN74V225-7PAG Datasheet HTML 1Page - Texas Instruments SN74V225-7PAG Datasheet HTML 2Page - Texas Instruments SN74V225-7PAG Datasheet HTML 3Page - Texas Instruments SN74V225-7PAG Datasheet HTML 4Page - Texas Instruments SN74V225-7PAG Datasheet HTML 5Page - Texas Instruments SN74V225-7PAG Datasheet HTML 6Page - Texas Instruments SN74V225-7PAG Datasheet HTML 7Page - Texas Instruments SN74V225-7PAG Datasheet HTML 8Page - Texas Instruments SN74V225-7PAG Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 43 page
background image
SN74V215, SN74V225, SN74V235, SN74V245
512
× 18, 1024 × 18, 2048 × 18, 4096 × 18
DSP-SYNC
 FIRST-IN, FIRST-OUT MEMORIES
SCAS636E – APRIL 2000 – REVISED SEPTEMBER 2002
4
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Terminal Functions
TERMINAL
I/O
DESCRIPTION
NAME
NO.
I/O
DESCRIPTION
D0–D17
1–16, 63,
64
I
Data inputs. Data inputs for an 18-bit bus.
EF/OR
54
O
Memory-empty/valid-data-available flag. In the standard mode, the EF function is selected. EF indicates
whether the FIFO memory is empty. In FWFT mode, the OR function is selected. OR indicates whether
there is valid data available at the outputs.
FF/IR
25
O
Memory-full/space-available flag. In the standard mode, the FF function is selected. FF indicates whether
the FIFO memory is full. In the FWFT mode, the IR function is selected. IR indicates whether there is space
available for writing to the FIFO memory.
FL
18
I
Mode selection. In the single-device or width-expansion configuration, FL, together with WXI and RXI,
determines if the mode is standard mode or first-word fall-through (FWFT) mode, as well as whether the
PAE/PAF flags are synchronous or asynchronous (see Table 4). In the daisy-chain depth-expansion
configuration, FL is grounded on the first device (first-load device) and set to high for all other devices in
the daisy chain.
GND
30, 35, 40,
46, 51, 55,
62
Ground
LD
59
I
Read/write control. When LD is low, data on the inputs D0–D11 is written to the offset and depth registers
on the low-to-high transition of the WCLK, when WEN is low. When LD is low, data on the outputs Q0–Q11
is read from the offset and depth registers on the low-to-high transition of RCLK when REN is low.
OE
58
I
Output enable. When OE is low, the data output bus is active. If OE is high, the output data bus is in the
high-impedance state.
PAE
17
O
Programable almost-empty flag. When PAE is low, the FIFO is almost empty, based on the offset
programmed into the FIFO. The default offset at reset is 63 from empty for SN74V215, and 127 from empty
for SN74V225, SN74V235, and SN74V245.
PAF
23
O
Programable almost-full flag. When PAF is low, the FIFO is almost full, based on the offset programmed
into the FIFO. The default offset at reset is 63 from full for SN74V215, and 127 from full for SN74V225,
SN74V235, and SN74V245.
Q0–Q17
28, 29, 31,
32, 34,
36–39, 41,
42, 44, 45,
47, 48, 50,
52, 53
O
Data outputs. Data outputs for an 18-bit bus.
RCLK
61
I
Read clock. When REN is low, data is read from the FIFO on a low-to-high transition of RCLK, if the FIFO
is not empty.
REN
60
I
Read enable. When REN is low, data is read from the FIFO on every low-to-high transition of RCLK. When
REN is high, the output register holds the previous data. Data is not read from the FIFO if EF is low.
RS
57
I
Reset. When RS is set low, internal read and write pointers are set to the first location of the RAM array,
FF and PAF go high, and PAE and EF go low. A reset is required before an initial write after power up.
RXI
24
I
Read expansion. In the single-device or width-expansion configuration, RXI, together with FL and WXI,
determines if the mode is standard mode or FWFT mode, as well as whether the PAE/PAF flags are
synchronous or asynchronous (see Table 4). In the daisy-chain depth-expansion configuration, RXI is
connected to RXO (read expansion out) of the previous device.
RXO
27
O
Last-location-read flag. In the depth-expansion configuration, a pulse is sent from RXO to RXI of the next
device when the last location in the FIFO is read.
VCC
22, 33, 43,
49, 56
Supply voltage. +3.3-V power-supply pins.
WCLK
19
I
Write clock. When WEN is low, data is written into the FIFO on a low-to-high transition of WCLK if the FIFO
is not full.


Nº de peça semelhante - SN74V225-7PAG

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Texas Instruments
SN74V225-7PAG TI-SN74V225-7PAG Datasheet
600Kb / 43P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
More results

Descrição semelhante - SN74V225-7PAG

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Texas Instruments
SN74V215 TI-SN74V215_08 Datasheet
600Kb / 43P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
SN74V215 TI-SN74V215 Datasheet
555Kb / 40P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
logo
Integrated Device Techn...
IDT72205LB IDT-IDT72205LB Datasheet
181Kb / 16P
   CMOS SyncFIFOO 256 x 18, 512 x 18, 1024 x 18, 2048 x 18 and 4096 x 18
logo
Sharp Corporation
LH540235 SHARP-LH540235 Datasheet
369Kb / 46P
   2048 x 18 / 4096 x 18 Synchronous FIFOs
logo
Texas Instruments
SN74ACT7814-40DL TI1-SN74ACT7814-40DL Datasheet
525Kb / 16P
[Old version datasheet]   64 x 18 STROBED FIRST-IN, FIRST-OUT MEMORY
logo
Sharp Corporation
LH540215 SHARP-LH540215 Datasheet
423Kb / 48P
   512 x 18 / 1024 x 18 Synchronous FIFO
logo
Integrated Device Techn...
IDT72511 IDT-IDT72511 Datasheet
434Kb / 28P
   PARALLEL BIDIRECTIONAL FIFO 512 x 18 & 1024 x 18
logo
Texas Instruments
SN74ALVC7804 TI-SN74ALVC7804 Datasheet
150Kb / 11P
[Old version datasheet]   512 횞 18 FIRST-IN, FIRST-OUT MEMORY
SN74ALVC7804 TI-SN74ALVC7804_07 Datasheet
241Kb / 13P
[Old version datasheet]   512 횞 18 FIRST-IN, FIRST-OUT MEMORY
logo
Integrated Device Techn...
IDT72510 IDT-IDT72510 Datasheet
440Kb / 32P
   BUS-MATCHING BIDIRECTIONAL FIFO 512 x 18-BIT . 1024 x 9-BIT 1024 x 18-BIT . 2048 x 9-BIT
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


Folha de dados Download

Go To PDF Page


Ligação URL




Privacy Policy
ALLDATASHEETPT.COM
ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com