Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

CS82C37A-1296 Folha de dados(PDF) 9 Page - Intersil Corporation

Nome de Peças CS82C37A-1296
Descrição Electrónicos  CMOS High Performance Programmable DMA Controller
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  INTERSIL [Intersil Corporation]
Página de início  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

CS82C37A-1296 Folha de dados(HTML) 9 Page - Intersil Corporation

Back Button CS82C37A-1296 Datasheet HTML 5Page - Intersil Corporation CS82C37A-1296 Datasheet HTML 6Page - Intersil Corporation CS82C37A-1296 Datasheet HTML 7Page - Intersil Corporation CS82C37A-1296 Datasheet HTML 8Page - Intersil Corporation CS82C37A-1296 Datasheet HTML 9Page - Intersil Corporation CS82C37A-1296 Datasheet HTML 10Page - Intersil Corporation CS82C37A-1296 Datasheet HTML 11Page - Intersil Corporation CS82C37A-1296 Datasheet HTML 12Page - Intersil Corporation CS82C37A-1296 Datasheet HTML 13Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 24 page
background image
9
FN2967.2
March 20, 2006
82C37A
Programming
The 82C37A will accept programming from the host
processor anytime that HLDA is inactive, and at least one
rising clock edge has occurred after HLDA went low. It is the
responsibility of the host to assure that programming and
HLDA are mutually exclusive.
Note that a problem can occur if a DMA request occurs on
an unmasked channel while the 82C37A is being
programmed. For instance, the CPU may be starting to
reprogram the two byte Address register of channel 1 when
channel 1 receives a DMA request. If the 82C37A is enabled
(bit 2 in the Command register is 0), and channel 1 is
unmasked, a DMA service will occur after only one byte of
the Address register has been reprogrammed. This
condition can be avoided by disabling the controller (setting
bit 2 in the Command register) or masking the channel
before programming any of its registers. Once the
programming is complete, the controller can be
enabled/unmasked.
After power-up it is suggested that all internal locations be
loaded with some known value, even if some channels are
unused. This will aid in debugging.
Register Description
Current Address Register - Each channel has a 16-bit
Current Address register. This register holds the value of the
address used during DMA transfers. The address is
automatically incremented or decremented by one after each
transfer and the values of the address are stored in the
Current Address register during the transfer. This register is
written or read by the microprocessor in successive 8-bit
bytes. See Figure 6 for programming information. It may also
be reinitialized by an Autoinitialize back to its original value.
Autoinitialize takes place only after an EOP. In memory-to-
memory mode, the channel 0 Current Address register can
be prevented from incrementing or decrementing by setting
the address hold bit in the Command register.
Current Word Count Register - Each channel has a 16-bit
Current Word Count register. This register determines the
number of transfers to be performed. The actual number of
transfers will be one more than the number programmed in
the Current Word Count register (i.e., programming a count
of 100 will result in 101 transfers). The word count is
decremented after each transfer. When the value in the
register goes from zero to FFFFH, a TC will be generated.
This register is loaded or read in successive 8-bit bytes by
the microprocessor in the Program Condition. See Figure 6
for programming information. Following the end of a DMA
service it may also be reinitialized by an Autoinitialization
back to its original value. Autoinitialization can occur only
when an EOP occurs. If it is not Autoinitialized, this register
will have a count of FFFFH after TC.
Base Address and Base Word Count Registers - Each
channel has a pair of Base Address and Base Word Count
registers. These 16-bit registers store the original value of
their associated current registers. During Autoinitialize these
values are used to restore the current registers to their
original values. The base registers are written
simultaneously with their corresponding current register in 8-
bit bytes in the Program Condition by the microprocessor.
See Figure 6 for programming information. These registers
cannot be read by the microprocessor.
Command Register - This 8-bit register controls the
operation of the 82C37A. It is programmed by the
microprocessor and is cleared by RESET or a Master Clear
instruction. The following diagram lists the function of the
Command register bits. See Figure 4 for Read and Write
addresses.
Mode Register - Each channel has a 6-bit Mode register
associated with it. When the register is being written to by
the microprocessor in the Program condition, bits 0 and 1
determine which channel Mode register is to be written.
When the processor reads a Mode register, bits 0 and 1 will
Command Register
76543210
BIT NUMBER
0
1
Memory-to-memory disable
Memory-to-memory enable
0
1
X
Channel 0 address hold disable
Channel 0 address hold enable
If bit 0 = 0
0
1
Controller enable
Controller disable
0
1
X
Normal timing
Compressed timing
If bit 0 = 1
0
1
Fixed priority
Rotating priority
0
1
X
Late write selection
Extended write selection
If bit 3 = 1
0
1
DREQ sense active high
DREQ sense active low
0
1
DACK sense active low
DACK sense active high
82C37A


Nº de peça semelhante - CS82C37A-1296

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Intersil Corporation
CS82C37A-12 INTERSIL-CS82C37A-12 Datasheet
148Kb / 23P
   CMOS High Performance Programmable DMA Controller
March 1997
logo
Harris Corporation
CS82C37A-12 HARRIS-CS82C37A-12 Datasheet
204Kb / 23P
   CMOS High Performance Programmable DMA Controller
More results

Descrição semelhante - CS82C37A-1296

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Harris Corporation
82C37 HARRIS-82C37 Datasheet
204Kb / 23P
   CMOS High Performance Programmable DMA Controller
logo
Intersil Corporation
82C237 INTERSIL-82C237 Datasheet
158Kb / 25P
   CMOS High Performance Programmable DMA Controller
March 1997
82C37A INTERSIL-82C37A Datasheet
148Kb / 23P
   CMOS High Performance Programmable DMA Controller
March 1997
HS-82C37ARH INTERSIL-HS-82C37ARH_00 Datasheet
268Kb / 21P
   Radiation Hardened CMOS High Performance Programmable DMA Controller
logo
NEC
UPD8237A NEC-UPD8237A Datasheet
973Kb / 17P
   HIGH-PERFORMANCE PROGRAMMABLE DMA CONTROLLER
logo
Intersil Corporation
HS-82C37ARH INTERSIL-HS-82C37ARH Datasheet
195Kb / 29P
   Radiation Hardened CMOS High Performance Programmable DMA Controller
logo
Harris Corporation
HS-82C37 HARRIS-HS-82C37 Datasheet
253Kb / 28P
   Radiation Hardened CMOS High Performance Programmable DMA Controller
logo
NEC
UPD8257 NEC-UPD8257 Datasheet
608Kb / 11P
   PROGRAMMABLE DMA CONTROLLER
logo
Intel Corporation
M8257 INTEL-M8257 Datasheet
360Kb / 7P
   PROGRAMMABLE DMA CONTROLLER
logo
Advanced Micro Devices
AM8257 AMD-AM8257 Datasheet
519Kb / 8P
   Programmable DMA Controller
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Folha de dados Download

Go To PDF Page


Ligação URL




Privacy Policy
ALLDATASHEETPT.COM
ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com