Os motores de busca de Datasheet de Componentes eletrônicos |
|
CD74HC195NSR Folha de dados(PDF) 1 Page - Texas Instruments |
|
|
CD74HC195NSR Folha de dados(HTML) 1 Page - Texas Instruments |
1 / 16 page 1 Data sheet acquired from Harris Semiconductor SCHS165E Features • Asynchronous Master Reset •J, K, (D) Inputs to First Stage • Fully Synchronous Serial or Parallel Data Transfer • Shift Right and Parallel Load Capability • Complementary Output From Last Stage • Buffered Inputs • Typical fMAX = 50MHz at VCC = 5V, CL = 15pF, TA = 25 oC • Fanout (Over Temperature Range) - Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads - Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads • Wide Operating Temperature Range . . . -55oC to 125oC • Balanced Propagation Delay and Transition Times • Significant Power Reduction Compared to LSTTL Logic ICs • HC Types - 2V to 6V Operation - High Noise Immunity: NIL = 30%, NIH = 30%of VCC at VCC = 5V PInout CD54HC195 (CERDIP) CD74HC195 (PDIP, SOIC, SOP, TSSOP) TOP VIEW Description The device is useful in a wide variety of shifting, counting and storage applications. It performs serial, parallel, serial to parallel, or parallel to serial data transfers at very high speeds. The two modes of operation, shift right (Q0-Q1) and parallel load, are controlled by the state of the Parallel Enable (PE) input. Serial data enters the first flip-flop (Q0) via the J and K inputs when the PE input is high, and is shifted one bit in the direction Q0-Q1-Q2-Q3 following each Low to High clock transition. The J and K inputs provide the flexibility of the JK- type input for special applications and by tying the two pins together, the simple D-type input for general applications. The device appears as four common-clocked D flip-flops when the PE input is Low. After the Low to High clock transition, data on the parallel inputs (D0-D3) is transferred to the respective Q0-Q3 outputs. Shift left operation (Q3-Q2) can be achieved by tying the Qn outputs to the Dn-1 inputs and holding the PE input low. All parallel and serial data transfers are synchronous, occurring after each Low to High clock transition. The ’HC195 series utilizes edge triggering; therefore, there is no restriction on the activity of the J, K, Pn and PE inputs for logic operations, other than set-up and hold time requirements. A Low on the asynchronous Master Reset (MR) input sets all Q outputs Low, independent of any other input condition. 14 15 16 9 13 12 11 10 1 2 3 4 5 7 6 8 MR J K D0 D1 D2 GND D3 VCC Q1 Q2 Q3 Q3 CP PE Q0 Ordering Information PART NUMBER TEMP. RANGE (oC) PACKAGE CD54HC195F3A -55 to 125 16 Ld CERDIP CD74HC195E -55 to 125 16 Ld PDIP CD74HC195M -55 to 125 16 Ld SOIC CD74HC195NSR -55 to 125 16 Ld SOP CD74HC195PW -55 to 125 16 Ld TSSOP CD74HC195PWR -55 to 125 16 Ld TSSOP CD74HC195PWT -55 to 125 16 Ld TSSOP NOTE: When ordering, use the entire part number. The suffix R denotes tape and reel. The suffix T denotes a small-quantity reel of 250. September 1997 - Revised October 2003 CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. Copyright © 2003, Texas Instruments Incorporated CD54HC195, CD74HC195 High-Speed CMOS Logic 4-Bit Parallel Access Register [ /Title (CD74 HC195 ) /Sub- ject (High Speed CMOS Logic 4-Bit Paral- lel Access Regis- ter) /Autho |
Nº de peça semelhante - CD74HC195NSR |
|
Descrição semelhante - CD74HC195NSR |
|
|
Ligação URL |
Privacy Policy |
ALLDATASHEETPT.COM |
ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |