Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

LC72720 Folha de dados(PDF) 8 Page - Sanyo Semicon Device

Nome de Peças LC72720
Descrição Electrónicos  Single-Chip RDS Signal-Processing System LSI
Download  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  SANYO [Sanyo Semicon Device]
Página de início  https://www.sanyo-av.com/us/
Logo SANYO - Sanyo Semicon Device

LC72720 Folha de dados(HTML) 8 Page - Sanyo Semicon Device

Back Button LC72720 Datasheet HTML 4Page - Sanyo Semicon Device LC72720 Datasheet HTML 5Page - Sanyo Semicon Device LC72720 Datasheet HTML 6Page - Sanyo Semicon Device LC72720 Datasheet HTML 7Page - Sanyo Semicon Device LC72720 Datasheet HTML 8Page - Sanyo Semicon Device LC72720 Datasheet HTML 9Page - Sanyo Semicon Device LC72720 Datasheet HTML 10Page - Sanyo Semicon Device LC72720 Datasheet HTML 11Page - Sanyo Semicon Device LC72720 Datasheet HTML 12Page - Sanyo Semicon Device Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 14 page
background image
No. 5602-8/14
LC72720, 72720M
3. Synchronization and RAM address reset (1 bit): SYR
Initial value: SYR =0
Caution: 1. To apply a synchronization reset, set SYR to 1 temporarily using the CCB, and then set it back to 0 again using the CCB.
The circuit will start synchronization capture operation at the point SYR is set to 0.
2. The SYR pin (pin 24) also provides an identical reset control operation. Applications can use either method. However, the control method
that is not used must be set to 0 at all times. Any pulse with a width of over 250 ns will suffice.
3. A reset must be applied immediately after the reception channel is changed. If a reset is not applied, reception data from the previous
channel may remain in memory.
4. Data read out after a synchronization reset is read out starting with the backward protection block data preceding the establishment of
synchronization.
SYR
Synchronization detection circuit
RAM
0
Normal operation (reset cleared)
Normal write (See the description of the OWE bit.)
1
Forced to the unsynchronized state (synchronization reset)
After the reset is cleared, start writing from the data prior to the
establishment of synchronization, i.e. the data in backward protection.
Initial value: OWE = 0
Initial values: EC0 = 0, EC1 = 1, EC2 = 0, EC3 = 0, EC4 = 1
Caution: 1. If soft-decision A or soft-decision B is specified, soft-decision control will be performed even if the number of bits corrected is set to 0 (error
detection only). With these settings, data will be output for blocks with no errors.
2. As opposed to soft-decision B, the soft-decision A setting suppresses soft decision error correction.
4. RAM write control (1 bit): OWE
5. Error correction method setting (5 bits): EC0 to EC4
OWE
RAM write conditions
0
Only data for which synchronization had been established is written.
1
Data for which synchronization not has been established (unsynchronized data) is also written. (However, this applies when SYR = 0.)
E
E
E
Number of
C C C
bits corrected
0
1
2
0
0
0 0 (error detection only)
1
0
0
1 or fewer bits
0
1
0
2 or fewer bits
1
1
0
3 or fewer bits
0
0
1
4 or fewer bits
1
0
1
5 or fewer bits
0
1
1
Illegal value
1
1
1
Illegal value
E
E
C C
Soft-decision setting
3
4
0
0
Mode 0: Hard decision
1
0
Mode 1: Soft decision A
0
1
Mode 2: Soft decision B
1
1
Illegal value
6. Crystal oscillator frequency selection (1 bit): XS
XS = 0: 4.332 MHz
XS = 1: 8.664 MHz
Initial value: XS = 0
7. Demodulation circuit phase control (2 bits): PL0, PL1
Initial values: PL0 = 0, PL1 = 1
Caution: 1. When PL0 is 0 (normal operation), the LSI detects the presence or absence of the ARI signal and reproduces the RDS data by automatically
controlling the demodulation phase with respect to the reproduced carrier. However, the initial phase following a synchronization reset is set
by PL1.
2. If PL0 is set to 1, the demodulation circuit phase is locked according to the PL1 setting at either 90° (PL1 = 0) or 0° (PL1 = 1), allowing RDS
data to be reproduced. When ARI is not present, PL1 should be set to 0, since the RDS data is reproduced by detecting at a phase of 90°
with respect to the reproduced carrier. When ARI is present, PL1 should be set to 1, since detection is at 0°. In cases where the ARI
presence is known in advance, more stable reproduction can be achieved by fixing the demodulation phase in this manner.
PL0
PL1
Demodulation circuit phase control
0
0/1
<Normal operation> when ARI presence or absence is unclear.
1
0
If the circuit determines that the ARI signal is absent: 90° phase
1
If the circuit determines that the ARI signal is present: 0° phase


Nº de peça semelhante - LC72720

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Sanyo Semicon Device
LC72720N SANYO-LC72720N Datasheet
214Kb / 14P
   Single-Chip RDS Signal-Processing System LSI
LC72720NM SANYO-LC72720NM Datasheet
214Kb / 14P
   Single-Chip RDS Signal-Processing System LSI
LC72720YV SANYO-LC72720YV Datasheet
173Kb / 18P
   Single-Chip RDS Signal-Processing System IC
logo
ON Semiconductor
LC72720YV ONSEMI-LC72720YV Datasheet
176Kb / 18P
   Signal-Processing System IC
June, 2013
logo
Sanyo Semicon Device
LC72720YVS SANYO-LC72720YVS Datasheet
166Kb / 18P
   Single-Chip RDS Signal-Processing System IC
More results

Descrição semelhante - LC72720

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Sanyo Semicon Device
LC72722 SANYO-LC72722 Datasheet
114Kb / 15P
   Single-Chip RDS Signal-Processing System LSI
LC72720N SANYO-LC72720N Datasheet
214Kb / 14P
   Single-Chip RDS Signal-Processing System LSI
72722PM SANYO-72722PM_11 Datasheet
283Kb / 15P
   Single-Chip RDS Signal-Processing System LSI
LC72722PM SANYO-LC72722PM_12 Datasheet
174Kb / 18P
   Single-Chip RDS Signal-Processing System IC
LC72720YV SANYO-LC72720YV Datasheet
173Kb / 18P
   Single-Chip RDS Signal-Processing System IC
LC72722PMS SANYO-LC72722PMS Datasheet
167Kb / 18P
   Single-Chip RDS Signal-Processing System IC
72720YV SANYO-72720YV Datasheet
222Kb / 14P
   Single-Chip RDS Signal-Processing System IC
LC72720YVS SANYO-LC72720YVS Datasheet
166Kb / 18P
   Single-Chip RDS Signal-Processing System IC
logo
ON Semiconductor
ENA2171A ONSEMI-ENA2171A Datasheet
199Kb / 20P
   Audio Processing System LSI
January, 2014
LC823433TA ONSEMI-LC823433TA Datasheet
224Kb / 20P
   Audio Processing System LSI
May 2015 - Rev. 1
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Folha de dados Download

Go To PDF Page


Ligação URL




Privacy Policy
ALLDATASHEETPT.COM
ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com