Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

STK12C68-SF25I Folha de dados(PDF) 4 Page - Cypress Semiconductor

Nome de Peças STK12C68-SF25I
Descrição Electrónicos  64 Kbit (8K x 8) AutoStore nvSRAM 25 ns, 35 ns, and 45 ns access times
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  CYPRESS [Cypress Semiconductor]
Página de início  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

STK12C68-SF25I Folha de dados(HTML) 4 Page - Cypress Semiconductor

  STK12C68-SF25I Datasheet HTML 1Page - Cypress Semiconductor STK12C68-SF25I Datasheet HTML 2Page - Cypress Semiconductor STK12C68-SF25I Datasheet HTML 3Page - Cypress Semiconductor STK12C68-SF25I Datasheet HTML 4Page - Cypress Semiconductor STK12C68-SF25I Datasheet HTML 5Page - Cypress Semiconductor STK12C68-SF25I Datasheet HTML 6Page - Cypress Semiconductor STK12C68-SF25I Datasheet HTML 7Page - Cypress Semiconductor STK12C68-SF25I Datasheet HTML 8Page - Cypress Semiconductor STK12C68-SF25I Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 24 page
background image
STK12C68
Document Number: 001-51027 Rev. *C
Page 4 of 24
Device Operation
The STK12C68 nvSRAM is made up of two functional compo-
nents paired in the same physical cell. These are an SRAM
memory cell and a nonvolatile QuantumTrap cell. The SRAM
memory cell operates as a standard fast static RAM. Data in the
SRAM is transferred to the nonvolatile cell (the STORE
operation) or from the nonvolatile cell to SRAM (the RECALL
operation). This unique architecture enables the storage and
recall of all cells in parallel. During the STORE and RECALL
operations, SRAM Read and Write operations are inhibited. The
STK12C68 supports unlimited reads and writes similar to a
typical SRAM. In addition, it provides unlimited RECALL opera-
tions from the nonvolatile cells and up to one million STORE
operations.
SRAM Read
The STK12C68 performs a Read cycle whenever CE and OE are
LOW while WE and HSB are HIGH. The address specified on
pins A0–12 determines the 8,192 data bytes accessed. When the
Read is initiated by an address transition, the outputs are valid
after a delay of tAA (Read cycle 1). If the Read is initiated by CE
or OE, the outputs are valid at tACE or at tDOE, whichever is later
(Read cycle 2). The data outputs repeatedly respond to address
changes within the tAA access time without the need for transi-
tions on any control input pins, and remains valid until another
address change or until CE or OE is brought HIGH, or WE or
HSB is brought LOW.
SRAM Write
A Write cycle is performed whenever CE and WE are LOW and
HSB is HIGH. The address inputs must be stable prior to entering
the Write cycle and must remain stable until either CE or WE
goes HIGH at the end of the cycle. The data on the common I/O
pins DQ0–7 are written into the memory if it has valid tSD, before
the end of a WE controlled Write or before the end of an CE
controlled Write. Keep OE HIGH during the entire Write cycle to
avoid data bus contention on common I/O lines. If OE is left LOW,
internal circuitry turns off the output buffers tHZWE after WE goes
LOW.
AutoStore Operation
The STK12C68 stores data to nvSRAM using one of three
storage operations:
1. Hardware store activated by HSB
2. Software store activated by an address sequence
3. AutoStore on device power down
AutoStore operation is a unique feature of QuantumTrap
technology and is enabled by default on the STK12C68.
During normal operation, the device draws current from VCC to
charge a capacitor connected to the VCAP pin. This stored
charge is used by the chip to perform a single STORE operation.
If the voltage on the VCC pin drops below VSWITCH, the part
automatically disconnects the VCAP pin from VCC. A STORE
operation is initiated with power provided by the VCAP capacitor.
Figure 2 shows the proper connection of the storage capacitor
(VCAP) for automatic store operation. A charge storage capacitor
between 68 µF and 220 µF (+20%) rated at 6V should be
provided. The voltage on the VCAP pin is driven to 5V by a charge
pump internal to the chip. A pull up is placed on WE to hold it
inactive during power up.
In system power mode, both VCC and VCAP are connected to the
+5V power supply without the 68
μF capacitor. In this mode, the
AutoStore function of the STK12C68 operates on the stored
system charge as power goes down. The user must, however,
guarantee that VCC does not drop below 3.6V during the 10 ms
STORE cycle.
To reduce unnecessary nonvolatile stores, AutoStore, and
Hardware Store operations are ignored, unless at least one Write
operation has taken place since the most recent STORE or
RECALL cycle. Software initiated STORE cycles are performed
regardless of whether a Write operation has taken place. An
optional pull up resistor is shown connected to HSB. The HSB
signal is monitored by the system to detect if an AutoStore cycle
is in progress.
Figure 2. AutoStore Mode
[+] Feedback


Nº de peça semelhante - STK12C68-SF25I

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
List of Unclassifed Man...
STK12C68-SF25I ETC-STK12C68-SF25I Datasheet
388Kb / 13P
   8K x 8 AutoStore??nvSRAM QuantumTrap??CMOS Nonvolatile Static RAM
logo
Simtek Corporation
STK12C68-SF25I SIMTEK-STK12C68-SF25I Datasheet
524Kb / 20P
   8Kx8 AutoStore nvSRAM
logo
Cypress Semiconductor
STK12C68-SF25I CYPRESS-STK12C68-SF25I Datasheet
751Kb / 20P
   64 Kbit (8K x 8) AutoStore nvSRAM
logo
Simtek Corporation
STK12C68-SF25ITR SIMTEK-STK12C68-SF25ITR Datasheet
524Kb / 20P
   8Kx8 AutoStore nvSRAM
logo
Cypress Semiconductor
STK12C68-SF25ITR CYPRESS-STK12C68-SF25ITR Datasheet
751Kb / 20P
   64 Kbit (8K x 8) AutoStore nvSRAM
More results

Descrição semelhante - STK12C68-SF25I

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Cypress Semiconductor
CY14B104LA_1106 CYPRESS-CY14B104LA_1106 Datasheet
961Kb / 25P
   4-Mbit (512 K x 8/256 K x 16) nvSRAM 20 ns, 25 ns, and 45 ns access times
CY14V104LA CYPRESS-CY14V104LA Datasheet
910Kb / 22P
   4-Mbit (512 K x 8 / 256 K x 16) nvSRAM 25 ns and 45 ns access times
STK12C68 CYPRESS-STK12C68 Datasheet
751Kb / 20P
   64 Kbit (8K x 8) AutoStore nvSRAM
CY14B104K_1106 CYPRESS-CY14B104K_1106 Datasheet
1Mb / 35P
   4-Mbit (512 K x 8/256 K x 16) nvSRAM with Real Time Clock 25 ns and 45 ns access times
STK12C68-5 CYPRESS-STK12C68-5 Datasheet
591Kb / 18P
   64 Kbit (8K x 8) AutoStore nvSRAM
CY14E064L CYPRESS-CY14E064L Datasheet
840Kb / 16P
   64-Kbit (8K x 8) nvSRAM
CY14E064L CYPRESS-CY14E064L_07 Datasheet
520Kb / 17P
   64 Kbit (8K x 8) nvSRAM
STK11C68 CYPRESS-STK11C68 Datasheet
556Kb / 16P
   64 Kbit (8K x 8) SoftStore nvSRAM
STK11C68-5 CYPRESS-STK11C68-5 Datasheet
536Kb / 15P
   64 Kbit (8K x 8) SoftStore nvSRAM
logo
List of Unclassifed Man...
STK15C68 ETC-STK15C68 Datasheet
76Kb / 9P
   8K x 8 AutoStore nvSRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Folha de dados Download

Go To PDF Page


Ligação URL




Privacy Policy
ALLDATASHEETPT.COM
ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com