Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

STK15C88-SF45ITR Folha de dados(PDF) 4 Page - Cypress Semiconductor

Nome de Peças STK15C88-SF45ITR
Descrição Electrónicos  256-Kbit (32 K x 8) PowerStore nvSRAM Unlimited RECALL Cycles
Download  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  CYPRESS [Cypress Semiconductor]
Página de início  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

STK15C88-SF45ITR Folha de dados(HTML) 4 Page - Cypress Semiconductor

  STK15C88-SF45ITR Datasheet HTML 1Page - Cypress Semiconductor STK15C88-SF45ITR Datasheet HTML 2Page - Cypress Semiconductor STK15C88-SF45ITR Datasheet HTML 3Page - Cypress Semiconductor STK15C88-SF45ITR Datasheet HTML 4Page - Cypress Semiconductor STK15C88-SF45ITR Datasheet HTML 5Page - Cypress Semiconductor STK15C88-SF45ITR Datasheet HTML 6Page - Cypress Semiconductor STK15C88-SF45ITR Datasheet HTML 7Page - Cypress Semiconductor STK15C88-SF45ITR Datasheet HTML 8Page - Cypress Semiconductor STK15C88-SF45ITR Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 17 page
background image
STK15C88
Document Number: 001-50593 Rev. *C
Page 4 of 17
Device Operation
The STK15C88 is a versatile memory chip that provides several
modes of operation. The STK15C88 can operate as a standard
32 K × 8 SRAM. It has a 32 K × 8 nonvolatile element shadow to
which the SRAM information can be copied, or from which the
SRAM can be updated in nonvolatile mode.
SRAM Read
The STK15C88 performs a READ cycle whenever CE and OE
are LOW while WE is HIGH. The address specified on pins A0–14
determines the 32,768 data bytes accessed. When the READ is
initiated by an address transition, the outputs are valid after a
delay of tAA (READ cycle 1). If the READ is initiated by CE or OE,
the outputs are valid at tACE or at tDOE, whichever is later (READ
cycle 2). The data outputs repeatedly respond to address
changes within the tAA access time without the need for transi-
tions on any control input pins, and remains valid until another
address change or until CE or OE is brought HIGH.
SRAM Write
A WRITE cycle is performed whenever CE and WE are LOW.
The address inputs must be stable prior to entering the WRITE
cycle and must remain stable until either CE or WE goes HIGH
at the end of the cycle. The data on the common I/O pins DQ0–7
are written into the memory if it has valid tSD, before the end of
a WE controlled WRITE or before the end of an CE controlled
WRITE. Keep OE HIGH during the entire WRITE cycle to avoid
data bus contention on common I/O lines. If OE is left LOW,
internal circuitry turns off the output buffers tHZWE after WE goes
LOW.
AutoStore Operation
The STK15C88 uses the intrinsic system capacitance to perform
an automatic STORE on power down. As long as the system
power supply takes at least tSTORE to decay from VSWITCH down
to 3.6 V, the STK15C88 will safely and automatically store the
SRAM data in nonvolatile elements on power down.
In order to prevent unneeded STORE operations, automatic
STOREs will be ignored unless at least one WRITE operation
has taken place since the most recent STORE or RECALL cycle.
Software initiated STORE cycles are performed regardless of
whether a WRITE operation has taken place.
Hardware RECALL (Power Up)
During power up or after any low power condition (VCC <
VRESET), an internal RECALL request is latched. When VCC
once again exceeds the sense voltage of VSWITCH, a RECALL
cycle is automatically initiated and takes tHRECALL to complete.
If the STK15C88 is in a WRITE state at the end of power up
RECALL, the SRAM data is corrupted. To help avoid this
situation, a 10 Kohm resistor is connected either between WE
and system VCC or between CE and system VCC.
Software STORE
Data is transferred from the SRAM to the nonvolatile memory by
a software address sequence. The STK15C88 software STORE
cycle is initiated by executing sequential CE controlled READ
cycles from six specific address locations in exact order. During
the STORE cycle, an erase of the previous nonvolatile data is
first performed, followed by a program of the nonvolatile
elements. When a STORE cycle is initiated, input and output are
disabled until the cycle is completed.
Because a sequence of READs from specific addresses is used
for STORE initiation, it is important that no other READ or WRITE
accesses intervene in the sequence. If they intervene, the
sequence is aborted and no STORE or RECALL takes place.
To initiate the software STORE cycle, the following READ
sequence is performed:
1. Read address 0x0E38, Valid READ
2. Read address 0x31C7, Valid READ
3. Read address 0x03E0, Valid READ
4. Read address 0x3C1F, Valid READ
5. Read address 0x303F, Valid READ
6. Read address 0x0FC0, Initiate STORE cycle
The software sequence is clocked with CE controlled READs.
When the sixth address in the sequence is entered, the STORE
cycle commences and the chip is disabled. It is important that
READ cycles and not WRITE cycles are used in the sequence.
It is not necessary that OE is LOW for a valid sequence. After the
tSTORE cycle time is fulfilled, the SRAM is again activated for
READ and WRITE operation.
Software RECALL
Data is transferred from the nonvolatile memory to the SRAM by
a software address sequence. A software RECALL cycle is
initiated with a sequence of READ operations in a manner similar
to the software STORE initiation. To initiate the RECALL cycle,
the following sequence of CE controlled READ operations is
performed:
1. Read address 0x0E38, Valid READ
2. Read address 0x31C7, Valid READ
3. Read address 0x03E0, Valid READ
4. Read address 0x3C1F, Valid READ
5. Read address 0x303F, Valid READ
6. Read address 0x0C63, Initiate RECALL cycle
Internally, RECALL is a two step procedure. First, the SRAM data
is cleared, and then the nonvolatile information is transferred into
the SRAM cells. After the tRECALL cycle time, the SRAM is once
again ready for READ and WRITE operations. The RECALL
operation does not alter the data in the nonvolatile elements. The
nonvolatile data can be recalled an unlimited number of times.
[+] Feedback


Nº de peça semelhante - STK15C88-SF45ITR

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Simtek Corporation
STK15C88-SF45ITR SIMTEK-STK15C88-SF45ITR Datasheet
377Kb / 15P
   32Kx8 PowerStore nvSRAM
logo
Cypress Semiconductor
STK15C88-SF45ITR CYPRESS-STK15C88-SF45ITR Datasheet
474Kb / 15P
   256 Kbit (32K x 8) PowerStore nvSRAM
More results

Descrição semelhante - STK15C88-SF45ITR

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Cypress Semiconductor
CY14C256Q CYPRESS-CY14C256Q Datasheet
1Mb / 33P
   256-Kbit (32 K x 8) SPI nvSRAM Infinite read, write, and RECALL cycles
CY14V256LA CYPRESS-CY14V256LA_13 Datasheet
497Kb / 22P
   256-Kbit (32 K x 8) nvSRAM
STK15C88 CYPRESS-STK15C88 Datasheet
474Kb / 15P
   256 Kbit (32K x 8) PowerStore nvSRAM
CY14C256PA CYPRESS-CY14C256PA Datasheet
1Mb / 44P
   256-Kbit (32 K x 8) SPI nvSRAM with Real Time Clock Infinite read, write, and RECALL cycles
CY14MC256J CYPRESS-CY14MC256J_13 Datasheet
1Mb / 30P
   256-Kbit (32 K x 8) Serial (I2C) nvSRAM
CY14U256LA CYPRESS-CY14U256LA Datasheet
499Kb / 22P
   256-Kbit (32 K 횞 8) nvSRAM
CY14B256Q1 CYPRESS-CY14B256Q1_13 Datasheet
1Mb / 29P
   256-Kbit (32 K x 8) Serial (SPI) nvSRAM
CY14MB064Q CYPRESS-CY14MB064Q Datasheet
938Kb / 29P
   64-Kbit (8 K x 8) SPI nvSRAM Infinite read, write, and RECALL cycles
CY14B256LA CYPRESS-CY14B256LA_12 Datasheet
863Kb / 22P
   256-Kbit (32 K 횞 8) nvSRAM
CY14B256LA CYPRESS-CY14B256LA_11 Datasheet
790Kb / 22P
   256-Kbit (32 K 횞 8) nvSRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Folha de dados Download

Go To PDF Page


Ligação URL




Privacy Policy
ALLDATASHEETPT.COM
ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com