Os motores de busca de Datasheet de Componentes eletrônicos |
|
GS1524ACKDE3 Folha de dados(PDF) 5 Page - Gennum Corporation |
|
GS1524ACKDE3 Folha de dados(HTML) 5 Page - Gennum Corporation |
5 / 16 page GS1524A Adaptive Cable Equalizer Data Sheet 28852 - 5 June 2009 5 of 16 1.2 GS1524A Pin Descriptions Table 1-1: GS1524A Pin Descriptions Pin Number Name Timing Type Description 1 CLI Analog Output Cable Length Indicator. An analog voltage will be output proportional to the cable length connected to the serial digital input. NOTE: CLI is recommended for data rates up the 360Mb/s only. 2, 15 VCC Analog Power Most positive power supply connection. Connect to +3.3V DC. 3, 6, 11, 14 VEE Analog Power Most negative power supply connection. Connect to GND. 4, 5 SDI, SDI Analog Input Serial digital differential input. 7, 8 AGC+, AGC- Analog – External AGC capacitor. Connect pin 7 and pin 8 together through a 1uF capacitor. 9BYPASS Not Synchronous Input Forces the Equalizing and DC RESTORE stages into bypass mode when HIGH. No equalization occurs in this mode. 10 MCLADJ Analog Input Maximum cable length adjust. Adjusts the approximate maximum amount of cable to be equalized (from 0m to the maximum cable length). The output is muted (latched to the last state) when the maximum cable length is achieved. NOTE: MCLADJ is only recommended for data rates up to 360Mb/s. 12, 13 SDO, SDO Analog Output Equalized serial digital differential output. 16 CD/MUTE Not Synchronous Bidirectiona l STATUS SIGNAL OUTPUT / CONTROL SIGNAL INPUT levels are LVCMOS/LVTTL compatible. OUTPUT (CD): Indicates the presence of a valid input signal. When the CD pin is LOW, a valid input signal has been detected. When this pin is HIGH, the input signal is invalid. If CD is set HIGH, the serial digital output of the device will be forced to a steady state (latched to the last state). NOTE: This pin will indicate loss of carrier for data rates > 19Mb/s. INPUT (MUTE): When the MUTE pin is set HIGH by the application interface, the serial digital output of the device will be forced to a steady state (latched to the last state). When the MUTE pin is set LOW, the serial digital output of the device will be active. NOTE: The CD/MUTE pin is not functional when BYPASS is set HIGH. |
Nº de peça semelhante - GS1524ACKDE3 |
|
Descrição semelhante - GS1524ACKDE3 |
|
|
Ligação URL |
Privacy Policy |
ALLDATASHEETPT.COM |
ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |