Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

AD1891JN Folha de dados(PDF) 10 Page - Analog Devices

Nome de Peças AD1891JN
Descrição Electrónicos  SamplePort Stereo Asynchronous Sample Rate Converters
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  AD [Analog Devices]
Página de início  http://www.analog.com
Logo AD - Analog Devices

AD1891JN Folha de dados(HTML) 10 Page - Analog Devices

Back Button AD1891JN Datasheet HTML 6Page - Analog Devices AD1891JN Datasheet HTML 7Page - Analog Devices AD1891JN Datasheet HTML 8Page - Analog Devices AD1891JN Datasheet HTML 9Page - Analog Devices AD1891JN Datasheet HTML 10Page - Analog Devices AD1891JN Datasheet HTML 11Page - Analog Devices AD1891JN Datasheet HTML 12Page - Analog Devices AD1891JN Datasheet HTML 13Page - Analog Devices AD1891JN Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 20 page
background image
AD1890/AD1891
–10–
REV. 0
FIFO WRITE
ADDRESS
GENERATOR
FIFO
SERIAL DATA
INPUT UNIT
FIFO READ
ADDRESS
GENERATOR
ACCUMULATOR
SERIAL DATA
OUTPUT UNIT
SAMPLE CLOCK RATIO
SERVO CONTROL LOOP
POLYPHASE
COEFFICIENT
ROM
ROM ADDRESS
GENERATOR
POLYPHASE FILTER
SELECTOR
DATA_I
LR_I
LR_O
WCLK_O
BCLK_O
LR_I
WCLK_I
BCLK_I
FIR CONVOLVER
DATA_O
START
ADDRESS
FREQUENCY
RESPONSE
COMPRESSION
F
SOUT < FSIN
LR_I
LR_O
LR_I
(F
SIN )
LR_O
(F
SOUT )
Figure 6. AD1890/AD1891 Functional Block Diagram
Asynchronous sample rate conversion under the polyphase filter
bank model is accomplished by selecting the output of a particu-
lar polyphase filter on the basis of the temporal relationship be-
tween the input sample clock and the output sample clock
events. Figure 5 shows the desired filter group delay as a func-
tion of the relative time difference between the current output
sample clock and the last input sample clock. If an output
sample is requested late in the input sample period, then a short
filter delay is required, and if an output sample is requested
early in the input sample period, then a long filter delay is re-
quired. This nonintuitive result arises from the fact that FIR fil-
ters always produce some delay, so that selecting a filter with
shorter delay moves the interpolated sample closer to the newest
input sample.
A short delay corresponds to a large offset into the dense FIR
filter coefficient array, and a long delay corresponds to a small
offset. Note that because the output sample clock can arrive at
any arbitrary time with respect to the input sample clock, the
selection of a polyphase filter with which to convolve the input
sequence occurs on every output sample clock event. Occasion-
ally the FIFO which holds the input sequence in the FIR con-
volver is either not incremented, or incremented by two between
output sample clocks (see periods A and B in Figure 5); this
happens more often when the input and output sample clock
frequencies are dissimilar than when they are close together.
However, in this situation, an appropriate polyphase filter is
selected to process the input signal, and thus an accurate output
sample is computed. Input and output samples are not skipped
or repeated (unless the input FIFO underflows or overflows), as
is the case in some other sample rate converter implementations.
To obtain an accurate conversion, a large number of polyphase
filters are needed. The AD1890/AD1891 SamplePorts use the
equivalent of 65,536 polyphase filters to achieve their profes-
sional audio quality distortion and dynamic range specifications.
Sample Clock Tracking
It should be clear that, in either model, the correct computation
of the ratio between the input sample rate (as determined from
the left/right input clock, LR_I) and the output sample rate (as
determined from the left/right output clock, LR_O) is critical to
the quality of the output data stream. It is straightforward to
compute this ratio if the sample rates are fixed and synchronous;
the challenge is to accurately track dynamically varying and
asynchronous sample rates, as well as to account for jitter.
AB
OUTPUT SEQUENCE
PAST
FUTURE
AMPLITUDE
AMPLITUDE
SHORT
DELAY
LONG
DELAY
SMALL
OFFSET
LARGE
OFFSET
REQUIRED FILTER GROUP DELAY TO
COMPUTE REQUESTED OUTPUT SAMPLE
OFFSET INTO DENSE FIR FILTER COEFFICIENT ARRAY
TO ACCESS REQUIRED POLYPHASE FILTER
INPUT SEQUENCE
Figure 5. Input and Output Clock Event Relationship
The AD1890/AD1891 SamplePorts solve this problem by
embedding the ratio computation circuit within a digital servo
control loop, as shown in Figure 6. This control loop includes
special provisions, to allow for the accurate tracking of dynami-
cally changing sample rates. The outputs of the control loop are
the starting read addresses for the input data FIFO and the filter
coefficient ROM. These start addresses are used by the FIFO
and ROM address generators, as shown in Figure 6.
The input data FIFO write address is generated by a counter
which is clocked by the input sample clock (i.e., LR_I). It is very
important that the FIFO read address and the FIFO write ad-
dress do not cross, as this means that the FIFO has either
underflowed or overflowed. This consideration affects the
choice of settling time of the control loop. When a step change
in the sample rate occurs, the relative positions of the read and
write addresses will change while the loop is settling. A fast set-
tling loop will act to keep the FIFO read and write addresses
separated better than a slow settling loop. The AD1890/
AD1891 include a user selectable pin (SETLSLW) to set the
loop settling time that essentially changes the coefficients of the
digital servo control loop filter. The state of the SETLSLW pin
can be changed on-the-fly but is normally set and forgotten.


Nº de peça semelhante - AD1891JN

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Analog Devices
AD1891 AD-AD1891_15 Datasheet
419Kb / 20P
   SamplePort Stereo Asynchronous Sample Rate Converters
REV. 0
More results

Descrição semelhante - AD1891JN

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Analog Devices
AD1890 AD-AD1890_15 Datasheet
419Kb / 20P
   SamplePort Stereo Asynchronous Sample Rate Converters
REV. 0
AD1891 AD-AD1891_15 Datasheet
419Kb / 20P
   SamplePort Stereo Asynchronous Sample Rate Converters
REV. 0
logo
Texas Instruments
SRC4192-Q1 TI1-SRC4192-Q1 Datasheet
1Mb / 37P
[Old version datasheet]   Stereo Asynchronous Sample-Rate Converters
SRC4192 TI1-SRC4192 Datasheet
1Mb / 43P
[Old version datasheet]   Stereo Asynchronous Sample-Rate Converters
logo
Burr-Brown (TI)
SRC4192 BURR-BROWN-SRC4192 Datasheet
1Mb / 10P
   192kHz Stereo Asynchronous Sample Rate Converters
SRC4190 BURR-BROWN-SRC4190 Datasheet
1Mb / 10P
   192kHz Stereo Asynchronous Sample Rate Converters
logo
Texas Instruments
SRC4192IDBR TI-SRC4192IDBR Datasheet
1Mb / 34P
[Old version datasheet]   192kHz Stereo Asynchronous Sample Rate Converters
SRC4192IDB TI-SRC4192IDB Datasheet
1Mb / 34P
[Old version datasheet]   192kHz Stereo Asynchronous Sample Rate Converters
SRC4190 TI1-SRC4190_14 Datasheet
1Mb / 29P
[Old version datasheet]   192kHz Stereo Asynchronous Sample Rate Converters
logo
Burr-Brown (TI)
SRC4190 BURR-BROWN-SRC4190 Datasheet
1Mb / 25P
   192kHz Stereo Asynchronous Sample Rate Converters
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Folha de dados Download

Go To PDF Page


Ligação URL




Privacy Policy
ALLDATASHEETPT.COM
ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com