Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

AD660 Folha de dados(PDF) 9 Page - Analog Devices

Nome de Peças AD660
Descrição Electrónicos  Monolithic 16-Bit Serial/Byte DACPORT
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  AD [Analog Devices]
Página de início  http://www.analog.com
Logo AD - Analog Devices

AD660 Folha de dados(HTML) 9 Page - Analog Devices

Back Button AD660 Datasheet HTML 4Page - Analog Devices AD660 Datasheet HTML 5Page - Analog Devices AD660 Datasheet HTML 6Page - Analog Devices AD660 Datasheet HTML 7Page - Analog Devices AD660 Datasheet HTML 8Page - Analog Devices AD660 Datasheet HTML 9Page - Analog Devices AD660 Datasheet HTML 10Page - Analog Devices AD660 Datasheet HTML 11Page - Analog Devices AD660 Datasheet HTML 12Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 9 / 12 page
background image
AD660
REV. A
–9–
OUTPUT SETTLING AND GLITCH
The AD660’s output buffer amplifier typically settles to within
0.0008% FS (1/2 LSB) of its final value in 8
µs for a full-scale
step. Figures 7a and 7b show settling for a full-scale and an LSB
step, respectively, with a 2 k
Ω, 1000 pF load applied. The guar-
anteed maximum settling time at +25
°C for a full-scale step is
13
µs with this load. The typical settling time for a 1 LSB step is
2.5
µs.
The digital-to-analog glitch impulse is specified as 15 nV-s typi-
cal. Figure 7c shows the typical glitch impulse characteristic at
the code 011 . . . 111 to 100 . . . 000 transition when loading
the second rank register from the first rank register.
20
–10
0
0
+10
10
600
400
200
0
–200
–400
–600
µs
a. –10 V to +10 V Full-Scale Step Settling
5
0
0
600
400
200
–200
–400
–600
µs
1
23
4
b. LSB Step Settling
5
0
0
+10
–10
µs
1
23
4
c. D-to-A Glitch Impulse
Figure 7. Output Characteristics
DIGITAL CIRCUIT DETAILS
The AD660 has several “dual-use” pins which allow flexible op-
eration while maintaining the lowest possible pin count and con-
sequently the smallest package size. The user should, therefore,
pay careful attention to the following information when applying
the AD660.
Data can be loaded into the AD660 in serial or byte mode as
described below.
Serial Mode Operation
is enabled by bringing SER (Pin 17)
low. This changes the function of DB0 (Pin 12) to that of the
serial input pin, SIN. It also changes the function of DB1 (Pin
11) to a control input that tells the AD660 whether the serial
data is going to be loaded MSB or LSB first.
In serial mode HBE and LBE are effectively disabled except for
LBE
’s dual function which is to control whether the user wishes
to have the asynchronous clear function go to unipolar or bipo-
lar zero. (A low on LBE, when CLR is strobed, sends the DAC
output to unipolar zero, a high to bipolar zero.) The AD660
does not care about the status of HBE when in serial mode.
Data is clocked into the input register on the rising edge of CS
as shown in Figure 1b. The data is then resident in the first rank
latch and can be loaded into the DAC latch by taking LDAC
high. This will cause the DAC to change to the appropriate out-
put value.
It should be noted that the clear function clears the DAC latch
but does not clear the first rank latch. Therefore, the data that
was previously resident in the first rank latch can be reloaded
simply by bringing LDAC high after the event that necessitated
CLR
to be strobed has ended. Alternatively, new data can be
loaded into the first rank latch if desired.
The serial out pin (SOUT) can be used to daisy chain several
DACs together in multi-DAC applications to minimize the
number of isolators being used to cross an intrinsic safety bar-
rier. The first rank latch simply acts like a 16-bit shift register,
and repeated strobing of CS will shift the data out through
SOUT and into the next DAC. Each DAC in the chain will
require its own LDAC signal unless all of the DACs are to be
updated simultaneously.
Byte Mode Operation
is enabled simply by keeping SER high,
which configures DB0–DB7 as data inputs. In this mode HBE
and LBE are used to identify the data as either the high byte or
low byte of the 16-bit input word. (The user can load the data,
in any order, into the first rank latch.) As in the serial mode
case, the status of LBE, when CLR is strobed determines
whether the AD660 clears to unipolar or bipolar zero. There-
fore, when in byte mode, the user must take care to set LBE to
the desired status before strobing CLR. (In serial mode the user
can simply hardware LBE to the desired state.)
NOTE: CS is edge triggered. HBE, LBE and LDAC are level
triggered.


Nº de peça semelhante - AD660

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Analog Devices
AD660 AD-AD660 Datasheet
351Kb / 21P
   Monolithic 16-Bit Serial/Byte DACPORT
AD6600 AD-AD6600 Datasheet
303Kb / 24P
   Dual Channel, Gain-Ranging ADC with RSSI
REV. 0
AD6600 AD-AD6600 Datasheet
339Kb / 25P
   Dual Channel, Gain-Ranging
AD6600AST AD-AD6600AST Datasheet
303Kb / 24P
   Dual Channel, Gain-Ranging ADC with RSSI
REV. 0
AD6600AST AD-AD6600AST Datasheet
339Kb / 25P
   Dual Channel, Gain-Ranging
More results

Descrição semelhante - AD660

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Analog Devices
AD660 AD-AD660_17 Datasheet
351Kb / 21P
   Monolithic 16-Bit Serial/Byte DACPORT
AD660 AD-AD660_08 Datasheet
337Kb / 20P
   Monolithic 16-Bit Serial/Byte DACPORT
REV. B
AD760 AD-AD760 Datasheet
324Kb / 12P
   16/18-Bit Self-Calibrating Serial/Byte DACPORT
REV. A
AD760 AD-AD760_15 Datasheet
327Kb / 12P
   16/18-Bit Self-Calibrating Serial/Byte DACPORT
REV. A
AD669 AD-AD669_15 Datasheet
426Kb / 12P
   Monolithic 16-Bit DACPORT
REV. A
AD669BRZ AD-AD669BRZ Datasheet
324Kb / 12P
   Monolithic 16-Bit DACPORT
REV. A
AD669SQ AD-AD669SQ Datasheet
324Kb / 12P
   Monolithic 16-Bit DACPORT
REV. A
AD669 AD-AD669 Datasheet
460Kb / 12P
   Monolithic 16-Bit DACPORT
REV. A
AD669ANZ AD-AD669ANZ Datasheet
324Kb / 12P
   Monolithic 16-Bit DACPORT
REV. A
AD669ARZ AD-AD669ARZ Datasheet
426Kb / 12P
   Monolithic 16-Bit DACPORT
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Folha de dados Download

Go To PDF Page


Ligação URL




Privacy Policy
ALLDATASHEETPT.COM
ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com