Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

AD7894AR-10 Folha de dados(PDF) 10 Page - Analog Devices

Nome de Peças AD7894AR-10
Descrição Electrónicos  5 V, 14-Bit Serial, 5 ms ADC in SO-8 Package
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  AD [Analog Devices]
Página de início  http://www.analog.com
Logo AD - Analog Devices

AD7894AR-10 Folha de dados(HTML) 10 Page - Analog Devices

Back Button AD7894AR-10 Datasheet HTML 4Page - Analog Devices AD7894AR-10 Datasheet HTML 5Page - Analog Devices AD7894AR-10 Datasheet HTML 6Page - Analog Devices AD7894AR-10 Datasheet HTML 7Page - Analog Devices AD7894AR-10 Datasheet HTML 8Page - Analog Devices AD7894AR-10 Datasheet HTML 9Page - Analog Devices AD7894AR-10 Datasheet HTML 10Page - Analog Devices AD7894AR-10 Datasheet HTML 11Page - Analog Devices AD7894AR-10 Datasheet HTML 12Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 10 / 12 page
background image
AD7894
–10–
REV. 0
AD7894 to ADSP-2101/5 Interface
An interface circuit between the AD7894 and the ADSP-2101/5
DSP processor is shown in Figure 8. In the interface shown, the
RFS1 output from the ADSP-2101/5s SPORT1 serial port is
used to gate the serial clock (SCLK1) of the ADSP-2101/5
before it is applied to the SCLK input of the AD7894. The
RFS1 output is configured for active high operation. The BUSY
line from the AD7894 is connected to the
IRQ2 line of the
ADSP-2101/5 so that at the end of conversion an interrupt is
generated telling the ADSP-2101/5 to initiate a read operation.
The interface ensures a noncontinuous clock for the AD7894’s
serial clock input, with only 16 serial clock pulses provided and
the serial clock line of the AD7894 remaining low between data
transfers. The SDATA line from the AD7894 is connected to
the DR1 line of the ADSP-2101/5’s serial port.
The timing relationship between the SCLK1 and RFS1 outputs
of the ADSP-2101/5 are such that the delay between the rising
edge of the SCLK1 and the rising edge of an active high RFS1
is up to 30 ns. There is also a requirement that data must be set
up 10 ns prior to the falling edge of the SCLK1 to be read cor-
rectly by the ADSP-2101/5. The data access time for the AD7894
is 60 ns (A, B versions) from the rising edge of its SCLK input.
Assuming a 10 ns propagation delay through the external AND
gate, the high time of the SCLK1 output of the ADSP-2105
must be
≥ (30 + 60 + 10 + 10) ns, i.e., ≥ 110 ns. This means
that the serial clock frequency with which the interface of Figure
8 can work is limited to 4.5 MHz.
Another alternative scheme is to configure the ADSP-2101/5
such that it accepts an external noncontinuous serial clock. In
this case, an external noncontinuous serial clock is provided that
drives the serial clock inputs of both the ADSP-2101/5 and the
AD7894. In this scheme, the serial clock frequency is limited to
the processor’s cycle rate, up to a maximum of 13.8 MHz.
IRQ2
SCLK1
DR1
SDATA
BUSY
AD7894
ADSP-2101/5
SCLK
RFS1
Figure 8. AD7894 to ADSP-2101/5 Interface
AD7894 to DSP56002/L002 Interface
Figure 9 shows an interface circuit between the AD7894 and the
DSP56002/L002 DSP processor. The DSP56002/L002 is
configured for normal-mode asynchronous operation with gated
clock. It is also set up for a 16-bit word with SCK as gated
clock output. In this mode, the DSP56002/L002 provides 16
serial clock pulses to the AD7894 in a serial read operation.
The DSP56002/L002 assumes valid data on the first falling
edge of SCK so the interface is simply three-wire as shown in
Figure 9.
The BUSY line from the AD7894 is connected to the MODA/
IRQA input of the DSP56002/L002 so that an interrupt will be
generated at the end of conversion. This ensures that the read
operation will take place after conversion is finished.
MODA/
IRQA
SCK
SDR
SDATA
BUSY
SCLK
AD7894
DSP56002/L002
Figure 9. AD7894 to DSP56002/L002 Interface
AD7894 PERFORMANCE
Linearity
The linearity of the AD7894 is determined by the on-chip
14-bit D/A converter. This is a segmented DAC which is laser
trimmed for 14-bit integral linearity and differential linearity.
Typical relative accuracy numbers for the part are
±1/2 LSB
while the typical DNL errors are
±1/3 LSB.
Noise
In an A/D converter, noise exhibits itself as code uncertainty in
dc applications and as the noise floor (in an FFT, for example)
in ac applications. In a sampling A/D converter like the AD7894,
all information about the analog input appears in the baseband
from dc to 1/2 the sampling frequency. The input bandwidth of
the track/hold exceeds the Nyquist bandwidth, so an antialiasing
filter should be used to remove unwanted signals above fS/2 in
the input signal in applications where such signals exist.
Figure 10 shows a histogram plot for 8192 conversions of a dc
input using the AD7894. The analog input was set at the center
of a code transition. It can be seen that almost all the codes
appear in the one output bin indicating very good noise perfor-
mance from the ADC.
ADC CODE
6000
0
103
97
98
99
100
101
102
5000
4000
3000
2000
1000
Figure 10. Histogram of 8192 Conversions of a DC Input


Nº de peça semelhante - AD7894AR-10

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Analog Devices
AD7894AR-10 AD-AD7894AR-10 Datasheet
118Kb / 12P
   5 V, 14-Bit Serial, 5 ms ADC in SO-8 Package
REV. 0
AD7894AR-10 AD-AD7894AR-10 Datasheet
118Kb / 12P
   5 V, 14-Bit Serial, 5 ms ADC in SO-8 Package
REV. 0
AD7894AR-10 AD-AD7894AR-10 Datasheet
167Kb / 13P
   5 V, 14-Bit Serial, ADC in SO-8 Package
More results

Descrição semelhante - AD7894AR-10

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Analog Devices
AD7894ARZ-3 AD-AD7894ARZ-3 Datasheet
118Kb / 12P
   5 V, 14-Bit Serial, 5 ms ADC in SO-8 Package
REV. 0
AD7894BRZ-3 AD-AD7894BRZ-3 Datasheet
135Kb / 12P
   5 V, 14-Bit Serial, 5 ms ADC in SO-8 Package
REV. 0
AD7894ARZ-2 AD-AD7894ARZ-2 Datasheet
118Kb / 12P
   5 V, 14-Bit Serial, 5 ms ADC in SO-8 Package
REV. 0
AD7894BRZ-10 AD-AD7894BRZ-10 Datasheet
135Kb / 12P
   5 V, 14-Bit Serial, 5 ms ADC in SO-8 Package
REV. 0
AD7894 AD-AD7894_17 Datasheet
167Kb / 13P
   5 V, 14-Bit Serial, ADC in SO-8 Package
AD7894 AD-AD7894_15 Datasheet
135Kb / 12P
   5 V, 14-Bit Serial, 5s ADC in SO-8 Package
REV. 0
AD7895 AD-AD7895 Datasheet
314Kb / 12P
   5 V, 12-Bit, Serial 3.8 ms ADC in 8-Pin Package
REV. 0
AD7895ARZ-10REEL AD-AD7895ARZ-10REEL Datasheet
263Kb / 12P
   5 V, 12-Bit, Serial 3.8 ms ADC in 8-Pin Package
REV. 0
AD7895ARZ-2 AD-AD7895ARZ-2 Datasheet
263Kb / 12P
   5 V, 12-Bit, Serial 3.8 ms ADC in 8-Pin Package
REV. 0
AD7895 AD-AD7895_17 Datasheet
348Kb / 13P
   5 V, 12-Bit, Serial 3.8 ADC in 8-Pin Package
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Folha de dados Download

Go To PDF Page


Ligação URL




Privacy Policy
ALLDATASHEETPT.COM
ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com