Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

74F413PC Folha de dados(PDF) 2 Page - Fairchild Semiconductor

Nome de Peças 74F413PC
Descrição Electrónicos  64 x 4 First-In First-Out Buffer Memory with Parallel I/O
Download  5 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  FAIRCHILD [Fairchild Semiconductor]
Página de início  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

74F413PC Folha de dados(HTML) 2 Page - Fairchild Semiconductor

  74F413PC Datasheet HTML 1Page - Fairchild Semiconductor 74F413PC Datasheet HTML 2Page - Fairchild Semiconductor 74F413PC Datasheet HTML 3Page - Fairchild Semiconductor 74F413PC Datasheet HTML 4Page - Fairchild Semiconductor 74F413PC Datasheet HTML 5Page - Fairchild Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 2 / 5 page
background image
www.fairchildsemi.com
2
Functional Description
Data Input— Data is entered into the FIFO on D0–D3
inputs. To enter data the Input Ready (IR) should be HIGH,
indicating that the first location is ready to accept data.
Data then present at the four data inputs is entered into the
first location when the Shift In (SI) is brought HIGH. An SI
HIGH signal causes the IR to go LOW. Data remains at the
first location until SI is brought LOW. When SI is brought
LOW and the FIFO is not full, IR will go HIGH, indicating
that more room is available. Simultaneously, data will prop-
agate to the second location and continue shifting until it
reaches the output stage or a full location. If the memory is
full, IR will remain LOW.
Data Transfer— Once data is entered into the second cell,
the transfer of any full cell to the adjacent (downstream)
empty cell is automatic, activated by an on-chip control.
Thus data will stack up at the end of the device while empty
locations will “bubble” to the front. The tPT parameter
defines the time required for the first data to travel from
input to the output of a previously empty device.
Data Output— Data is read from the O0–O3 outputs.
When data is shifted to the output stage, Output Ready
(OR) goes HIGH, indicating the presence of valid data.
When the OR is HIGH, data may be shifted out by bringing
the Shift Out (SO) HIGH. A HIGH signal at SO causes the
OR to go LOW. Valid data is maintained while the SO is
HIGH. When SO is brought LOW, the upstream data, pro-
vided that stage has valid data, is shifted to the output
stage. When new valid data is shifted to the output stage,
OR goes HIGH. If the FIFO is emptied, OR stays LOW, and
O0–O3 remains as before, i.e., data does not change if
FIFO is empty.
Input Ready and Output Ready— may also be used as
status signals indicating that the FIFO is completely full
(Input Ready stays LOW for at least tPT) or completely
empty (Output Ready stays LOW for at least tPT).
Block Diagram


Nº de peça semelhante - 74F413PC

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
National Semiconductor ...
74F413PC NSC-74F413PC Datasheet
113Kb / 6P
   64 x 4 First-In First-Out Buffer Memory with Parallel I/O
More results

Descrição semelhante - 74F413PC

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
National Semiconductor ...
54F413DM NSC-54F413DM Datasheet
113Kb / 6P
   64 x 4 First-In First-Out Buffer Memory with Parallel I/O
logo
Texas Instruments
SN74ALS234 TI1-SN74ALS234 Datasheet
206Kb / 11P
[Old version datasheet]   64 X 4 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY
logo
Fairchild Semiconductor
74ACT2708 FAIRCHILD-74ACT2708 Datasheet
95Kb / 13P
   64 x 9 First-In, First-Out Memory
logo
Texas Instruments
SN74ACT7814-40DL TI1-SN74ACT7814-40DL Datasheet
525Kb / 16P
[Old version datasheet]   64 x 18 STROBED FIRST-IN, FIRST-OUT MEMORY
logo
Advanced Micro Devices
C67401 AMD-C67401 Datasheet
450Kb / 9P
   FIRST - IN FIRST - OUT (FIFO) 64 X 4, 64 X 5 CASCADABLE MEMORY
logo
Texas Instruments
SN74ALS235 TI1-SN74ALS235 Datasheet
275Kb / 15P
[Old version datasheet]   64 X 5 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY
SN74ALS236 TI-SN74ALS236 Datasheet
174Kb / 11P
[Old version datasheet]   64 횞 4 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY
logo
Fairchild Semiconductor
74F403A FAIRCHILD-74F403A Datasheet
167Kb / 15P
   First-In First-Out (FIFO) Buffer Memory
74F433 FAIRCHILD-74F433 Datasheet
166Kb / 16P
   First-In First-Out (FIFO) Buffer Memory
9403A FAIRCHILD-9403A Datasheet
156Kb / 16P
   First-In First-Out (FIFO) Buffer Memory
More results


Html Pages

1 2 3 4 5


Folha de dados Download

Go To PDF Page


Ligação URL




Privacy Policy
ALLDATASHEETPT.COM
ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com