© 2005 Fairchild Semiconductor Corporation

DS500237

www.fairchildsemi.com

October 1999

Revised February 2005

74LCX06

Low Voltage Hex Inverter/Buffer with Open Drain Outputs

General Description

The LCX06 contains six inverters/buffers. The inputs toler-

ate voltages up to 7V allowing the interface of 5V systems

to 3V systems.

The outputs of the LCX06 are open drain and can be con-

nected to other open drain outputs to implement active

LOW wire AND or active HIGH wire OR functions.

The 74LCX06 is fabricated with advanced CMOS technol-

ogy to achieve high speed operation while maintaining

CMOS low power dissipation.

Features

s 5V tolerant inputs

s Power down high impedance inputs and outputs

s Implements patented noise/EMI reduction circuitry

s Latch-up performance exceeds 500 mA

s Functionally compatible with 74 series 05

s ESD performance:

Human body model

! 2000V

Machine model

! 200V

Ordering Code:

Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.

Pb-Free package per JEDEC J-STD-020B.

Note 1: “_NL” indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.

Logic Symbol

IEEE/IEC

Connection Diagram

Pin Descriptions

Order Number

Package

Package Description

Number

74LCX06M

M14A

14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow

74LCX06MX_NL

(Note 1)

M14A

Pb-Free 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow

74LCX06SJ

M14D

Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

74LCX06MTC

MTC14

14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

74LCX06MTCX_NL

(Note 1)

MTC14

Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Pin Names

Description

Inputs

Outputs