Os motores de busca de Datasheet de Componentes eletrônicos |
|
ADE7953ACPZ Folha de dados(PDF) 6 Page - Analog Devices |
|
ADE7953ACPZ Folha de dados(HTML) 6 Page - Analog Devices |
6 / 68 page ADE7953 Data Sheet Rev. A | Page 6 of 68 TIMING CHARACTERISTICS SPI Interface Timing VDD = 3.3 V ± 10%, AGND = DGND = 0 V, on-chip reference, CLKIN = 3.58 MHz, TMIN to TMAX = −40°C to +85°C, unless otherwise noted. Table 2. Parameter Description Min1 Max1 Unit tCS CS to SCLK edge 50 ns tSCLK SCLK period 200 ns tSL SCLK low pulse width 80 ns tSH SCLK high pulse width 80 ns tDAV Data output valid after SCLK edge 80 ns tDSU Data input setup time before SCLK edge 70 ns tDHD Data input hold time after SCLK edge 5 ns tDF Data output fall time 20 ns tDR Data output rise time 20 ns tSR SCLK rise time 20 ns tSF SCLK fall time 20 ns tDIS MISO disabled after CS rising edge 5 40 ns tSFS CS high after SCLK edge 0 ns tSFS_LK CS high after SCLK edge (when writing to COMM_LOCK bit) 1200 ns 1 Min and max values are typical minimum and maximum values. SPI Interface Timing Diagram LSB IN INTERMEDIATE BITS INTERMEDIATE BITS tSFS_LK tSFS tDIS tCS tSL tDF tSH tDHD tDAV tDSU tSR tSF tDR tSCLK MSB IN MOSI MISO SCLK CS MSB OUT LSB OUT Figure 2. SPI Interface Timing |
Nº de peça semelhante - ADE7953ACPZ |
|
Descrição semelhante - ADE7953ACPZ |
|
|
Ligação URL |
Privacy Policy |
ALLDATASHEETPT.COM |
ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |