Os motores de busca de Datasheet de Componentes eletrônicos |
|
SI5328 Folha de dados(PDF) 1 Page - Silicon Laboratories |
|
SI5328 Folha de dados(HTML) 1 Page - Silicon Laboratories |
1 / 70 page Rev. 1.0 7/13 Copyright © 2013 by Silicon Laboratories Si5328 Si5328 ITU-T G.8262 S YNCHRONOUS E THERNET J ITTER-A TTENUATING C LOCK M ULTIPLIER Features Applications Description The Si5328 is a jitter-attenuating precision clock multiplier for Synchronous Ethernet applications requiring sub 1 ps jitter performance and ultra-low loop bandwidth. When combined with a low-wander, low- jitter reference oscillator, the Si5328 meets all of the wander, MTIE, TDEV, and other requirements listed in ITU-T G.8262/Y.1362. The Si5328 accepts two input clocks ranging from 8 kHz to 710 MHz and generates two output clocks ranging from 8 kHz to 808 MHz. The two outputs are divided down separately from a common source. The Si5328 can also use the TCXO as a clock source for frequency synthesis. The device provides virtually any frequency translation combination across this operating range. The Si5328 input clock frequency and clock multiplication ratio are programmable through an I2C or SPI interface. The Si5328 is based on Silicon Laboratories' third-generation DSPLL® technology, which provides frequency synthesis and jitter attenuation in a highly integrated PLL solution that eliminates the need for external VCXO and loop filter components. The DSPLL loop bandwidth is digitally programmable, providing jitter performance optimization at the application level. Operating from a single 2.5 or 3.3 V supply, the Si5328 is ideal for providing clock multiplication and jitter attenuation in high-performance, Synchronous Ethernet timing applications. Fully-compliant with ITU-T G.8262, EEC options 1 and 2. Generates any frequency from 8kHz to 808MHz. Ultra-low jitter clock outputs with jitter generation as low as 0.3 ps rms (12 kHz–20 MHz) Integrated loop filter with selectable loop bandwidth (0.1 Hz; 1 to 10 Hz) Dual clock inputs with manual or automatically controlled hitless switching Dual clock outputs with selectable signal format (LVPECL, LVDS, CML, CMOS) LOL, LOS, FOS alarm outputs I2C or SPI programmable On-chip voltage regulator for 2.5 ±10% or 3.3 V ±10% operation Small size: 6 x 6 mm 36-lead QFN Pb-free, ROHS compliant G.8262 Synchronous Ethernet, EEC options 1 and 2 GbE/10GbE/100GbE Synchronous Ethernet Carrier Ethernet switches, routers Ordering Information: See page 63. Pin Assignments 1 2 3 29 30 31 32 33 34 35 36 20 21 22 23 24 25 26 27 10 11 12 13 14 15 16 17 4 5 6 7 8 NC NC RST C2B INT_C1B GND VDD XA CS_CA SCL SDA_SDO A1 A2_SS SDI GND Pad A0 NC 9 18 19 28 XB NC |
Nº de peça semelhante - SI5328 |
|
Descrição semelhante - SI5328 |
|
|
Ligação URL |
Privacy Policy |
ALLDATASHEETPT.COM |
ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |