 |
Os motores de busca de Datasheet de Componentes eletrônicos |
|
|
Os motores de busca de Datasheet de Componentes eletrônicos |
|
TS68C429A Folha de dados(PDF) 2 Page - List of Unclassifed Manufacturers |
|
||||||||||||||||||||||||||||||
TS68C429A Folha de dados(HTML) 2 Page - List of Unclassifed Manufacturers |
|
|
2 / 46 page  2 0848E–HIREL–02/08 TS68C429A e2v semiconductors SAS 2008 Application Note • A detailed application note is available “AN 68C429A” on request. 1. Hardware Overview The TS68C429A is a high performance ARINC 429 controller designed to interface primary to the e2v TS68K family microprocessor in a straight forward fashion (see “Application Notes” on page 35). It can be connected to any TS68K processor family with an asynchronous bus with some additional logic in some cases. As shown in Figure 1-1 on page 3, the TS68C429A is divided into five main blocks, the microprocessor interface unit (MIU), the logical control unit (LCU), the interrupt control unit (ICU), the receiver channel unit (RCU) and the transmitter channel unit (TCU). • The MIU handles the interface protocol of the host processor. Through this unit, the host sees the TS68C429A as a set of registers. • The LCU controls the internal data flow and initializes the TS68C429A. • The ICU manages one interrupt line for the RCU and one for the TCU. Each of these two parts has a daisy chain capability. All channels have a dedicated vectored interrupt answer. Receiver channels priority is programmable. • The RCU is composed of 8 ARINC receiver channels made of: – a serial to parallel converter to translate the two serial signals (the “1” and “0” in RZ code) into two 16-bit words, – a memory to store the valid labels, – a control logic to check the validity of the received message, – a buffer to keep the last valid received message. • The TCU is composed of three ARINC transmitter channels made of: – a parallel to serial converter to translate the messages into two serial signals (the “1” and “0” in RZ code), – a FIFO memory to store eight 32-bit ARINC messages, – a control logic to synchronize the message transmitter (parity, gap, speed, etc.). • Test facility: Rx inputs can be internally connected to TX3 output. • Self-test facility: The receiver control label matrix and transmitter FIFO can be tested. This self-test can be used to verify the integrity of the TS68C429A memories. R suffix PGA 84 Ceramic Pin Grid Array F suffix CQFP 132 Ceramic Quad Flat Pack |
Nº de peça semelhante - TS68C429A |
|
Descrição semelhante - TS68C429A |
|
|
Ligação URL |
| Privacy Policy |
| ALLDATASHEETPT.COM |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Portuguese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
