Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

AD800 Folha de dados(PDF) 3 Page - Analog Devices

Nome de Peças AD800
Descrição Electrónicos  Clock Recovery and Data Retiming Phase-Locked Loop
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  AD [Analog Devices]
Página de início  http://www.analog.com
Logo AD - Analog Devices

AD800 Folha de dados(HTML) 3 Page - Analog Devices

  AD800_15 Datasheet HTML 1Page - Analog Devices AD800_15 Datasheet HTML 2Page - Analog Devices AD800_15 Datasheet HTML 3Page - Analog Devices AD800_15 Datasheet HTML 4Page - Analog Devices AD800_15 Datasheet HTML 5Page - Analog Devices AD800_15 Datasheet HTML 6Page - Analog Devices AD800_15 Datasheet HTML 7Page - Analog Devices AD800_15 Datasheet HTML 8Page - Analog Devices AD800_15 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 12 page
background image
AD800/AD802
REV. B
–3–
ABSOLUTE MAXIMUM RATINGS*
Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –6 V
Input Voltage (Pin 16 or Pin 17 to VCC) . . . . VEE to +300 mV
Maximum Junction Temperature
SOIC Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . .+150
°C
Ceramic DIP Package . . . . . . . . . . . . . . . . . . . . . . +175
°C
Storage Temperature Range . . . . . . . . . . . . –65
°C to +150°C
Lead Temperature Range (Soldering 60 sec) . . . . . . . +300
°C
ESD Rating
AD800 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1500 V
AD802 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1000 V
*Stresses above those listed under “Absolute Maximum Ratings” may cause
permanent damage to the device. This is a stress rating only; functional operation
of the device at these or any other conditions above those indicated in the
operational section of this specification is not implied. Exposure to an absolute
maximum rating condition for an extended period may adversely affect device
reliability.
RECOVERED CLOCK
SKEW,
t
RCS
DATAOUT 50%
(PIN 2)
CLKOUT 50%
(PIN 5)
SETUP TIME
t
SU
Figure 1. Recovered Clock Skew and Setup
(See Previous Page)
PIN DESCRIPTIONS
Number
Mnemonic
Description
1
DATAOUT
Differential Retimed Data Output
2
DATAOUT
Differential Retimed Data Output
3VCC2
Digital Ground
4
CLKOUT
Differential Recovered Clock Output
5
CLKOUT
Differential Recovered Clock Output
6VEE
Digital VEE
7VEE
Digital VEE
8VCC1
Digital Ground
9AVEE
Analog VEE
10
ASUBST
Analog Substrate
11
CF2
Loop Damping Capacitor Input
12
CF1
Loop Damping Capacitor Input
13
AVCC
Analog Ground
14
VCC1
Digital Ground
15
VEE
Digital VEE
16
DATAIN
Differential Data Input
17
DATAIN
Differential Data Input
18
SUBST
Digital Substrate
19
FRAC
Differential Frequency Acquisition
Indicator Output
20
FRAC
Differential Frequency Acquisition
Indicator Output
THERMAL CHARACTERISTICS
θ
JC
θ
JA
SOIC Package
22
°C/W
75
°C/W
Cerdip Package
25
°C/W
90
°C/W
Use of a heatsink may be required depending on operating
environment.
GLOSSARY
Maximum and Minimum Specifications
Maximum and minimum specifications result from statistical
analyses of measurements on multiple devices and multiple test
systems. Typical specifications indicate mean measurements.
Maximum and minimum specifications are calculated by adding
or subtracting an appropriate guardband from the typical
specification. Device-to-device performance variation and test
system-to-test system variation contribute to each guardband.
Nominal Center Frequency
This is the frequency that the VCO will operate at with no input
signal present and the loop damping capacitor, CD, shorted.
Tracking Range
This is the range of input data rates over which the PLL will
remain in lock.
Capture Range
This is the range of input data rates over which the PLL can
acquire lock.
Static Phase Error
This is the steady-state phase difference, in degrees, between the
recovered clock sampling edge and the optimum sampling
instant, which is assumed to be halfway between the rising and
falling edges of a data bit. Gate delays between the signals that
define static phase error, and IC input and output signals
prohibit direct measurement of static phase error.
Data Transition Density,
This is a measure of the number of data transitions, from “0” to
“1” and from “1” to “0,” over many clock periods.
ρ is the ratio
(0
≤ ρ ≤ 1) of data transitions to clock periods.
Jitter
This is the dynamic displacement of digital signal edges from
their long term average positions, measured in degrees rms, or
Unit Intervals (UI). Jitter on the input data can cause dynamic
phase errors on the recovered clock sampling edge. Jitter on the
recovered clock causes jitter on the retimed data.
Output Jitter
This is the jitter on the retimed data, in degrees rms, due to a
specific pattern or some psuedo-random input data sequence
(PRN Sequence).
Jitter Tolerance
Jitter tolerance is a measure of the PLL’s ability to track a jittery
input data signal. Jitter on the input data is best thought of as
phase modulation, and is usually specified in unit intervals.
ORDERING GUIDE
Fractional Loop
Device
Center Frequency
Bandwidth
Description
Operating Temperature
Package Option
AD800-45BQ
44.736 MHz
0.1%
20-Pin Cerdip
–40
°C to +85°C
Q-20
AD800-52BR
51.84 MHz
0.1%
20-Pin Plastic SOIC
–40
°C to +85°C
R-20
AD802-155BR
155.52 MHz
0.08%
20-Pin Plastic SOIC
–40
°C to +85°C
R-20
AD802-155KR
155.52 MHz
0.08%
20-Pin Plastic SOIC
0
°C to +70°C
R-20


Nº de peça semelhante - AD800_15

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Sensortechnics GmbH
AD800-10TO SENSORTECHNICS-AD800-10TO Datasheet
307Kb / 2P
   800 關m active area
AD800-11TO SENSORTECHNICS-AD800-11TO Datasheet
408Kb / 2P
   800 關m active area
More results

Descrição semelhante - AD800_15

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Analog Devices
AD802 AD-AD802_15 Datasheet
141Kb / 12P
   Clock Recovery and Data Retiming Phase-Locked Loop
REV. B
AD800 AD-AD800 Datasheet
253Kb / 12P
   Clock Recovery and Data Retiming Phase-Locked Loop
REV. B
AD805 AD-AD805_15 Datasheet
324Kb / 12P
   Data Retiming Phase-Locked Loop
REV. 0
AD805 AD-AD805 Datasheet
318Kb / 12P
   DATA RETIMING PHASE LOCKED LOOP
REV. 0
logo
Pericom Semiconductor C...
PI6C2502 PERICOM-PI6C2502 Datasheet
371Kb / 6P
   Phase-Locked Loop Clock Driver
logo
Arizona Microtek, Inc
AZ12000 AZM-AZ12000 Datasheet
188Kb / 13P
   Phase-Locked Loop Clock Generator
logo
Pericom Semiconductor C...
PI6C2302 PERICOM-PI6C2302 Datasheet
279Kb / 4P
   Phase-Locked Loop Clock Driver
PI6C2501A PERICOM-PI6C2501A Datasheet
50Kb / 4P
   Phase-Locked Loop Clock Driver
PI6C2502A PERICOM-PI6C2502A Datasheet
276Kb / 4P
   Phase-Locked Loop Clock Driver
PI6C2501 PERICOM-PI6C2501 Datasheet
235Kb / 4P
   Phase-Locked Loop Clock Driver
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Folha de dados Download

Go To PDF Page


Ligação URL




Privacy Policy
ALLDATASHEETPT.COM
ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com