Os motores de busca de Datasheet de Componentes eletrônicos |
|
ADC0802LD Folha de dados(PDF) 5 Page - Intersil Corporation |
|
ADC0802LD Folha de dados(HTML) 5 Page - Intersil Corporation |
5 / 16 page 6-9 Logic “1” Output Voltage, VOH lO = -360µA, V+ = 4.75V 2.4 - - V Three-State Disabled Output Leakage (All Data Buffers), ILO VOUT = 0V -3 - - µA VOUT = 5V - - 3 µA Output Short Circuit Current, ISOURCE VOUT Short to Gnd TA = 25 oC 4.5 6 - mA Output Short Circuit Current, ISINK VOUT Short to V+ TA = 25 oC 9.0 16 - mA NOTES: 1. All voltages are measured with respect to GND, unless otherwise specified. The separate AGND point should always be wired to the DGND, being careful to avoid ground loops. 2. For VIN(-) ≥ VIN(+) the digital output code will be 0000 0000. Two on-chip diodes are tied to each analog input (see Block Diagram) which will forward conduct for analog input voltages one diode drop below ground or one diode drop greater than the V+ supply. Be careful, during testing at low V+ levels (4.5V), as high level analog inputs (5V) can cause this input diode to conduct - especially at elevated tem- peratures, and cause errors for analog inputs near full scale. As long as the analog VIN does not exceed the supply voltage by more than 50mV, the output code will be correct. To achieve an absolute 0V to 5V input voltage range will therefore require a minimum supply volt- age of 4.950V over temperature variations, initial tolerance and loading. 3. With V+ = 6V, the digital logic interfaces are no longer TTL compatible. 4. With an asynchronous start pulse, up to 8 clock periods may be required before the internal clock phases are proper to start the conversion process. 5. The CS input is assumed to bracket the WR strobe input so that timing is dependent on the WR pulse width. An arbitrarily wide pulse width will hold the converter in a reset mode and the start of conversion is initiated by the low to high transition of the WR pulse (see Timing Diagrams). 6. CLK IN (pin 4) is the input of a Schmitt trigger circuit and is therefore specified separately. 7. None of these A/Ds requires a zero-adjust. However, if an all zero code is desired for an analog input other than 0V, or if a narrow full scale span exists (for example: 0.5V to 4V full scale) the VIN(-) input can be adjusted to achieve this. See the Zero Error description in this data sheet. Electrical Specifications (Notes 1, 7) (Continued) PARAMETER TEST CONDITIONS MIN TYP MAX UNITS Timing Waveforms FIGURE 1A. t1H FIGURE 1B. t1H, CL = 10pF FIGURE 1C. t0H FIGURE 1D. t0H, CL = 10pF FIGURE 1. THREE-STATE CIRCUITS AND WAVEFORMS 10K V+ RD CS CL DATA OUTPUT RD 2.4V tr 90% 50% 10% t1H 0.8V DATA OUTPUTS GND tr = 20ns VOH 90% 10K V+ RD CS CL DATA OUTPUT V+ RD 2.4V tr 90% 50% 10% t0H 0.8V DATA OUTPUTS VOI tr = 20ns V+ 10% ADC0802, ADC0803, ADC0804 |
Nº de peça semelhante - ADC0802LD |
|
Descrição semelhante - ADC0802LD |
|
|
Ligação URL |
Privacy Policy |
ALLDATASHEETPT.COM |
ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |