Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

LF43881 Folha de dados(PDF) 5 Page - LOGIC Devices Incorporated

Nome de Peças LF43881
Descrição Electrónicos  8 x 8-bit Digital Filter
Download  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  LODEV [LOGIC Devices Incorporated]
Página de início  http://www.logicdevices.com
Logo LODEV - LOGIC Devices Incorporated

LF43881 Folha de dados(HTML) 5 Page - LOGIC Devices Incorporated

  LF43881 Datasheet HTML 1Page - LOGIC Devices Incorporated LF43881 Datasheet HTML 2Page - LOGIC Devices Incorporated LF43881 Datasheet HTML 3Page - LOGIC Devices Incorporated LF43881 Datasheet HTML 4Page - LOGIC Devices Incorporated LF43881 Datasheet HTML 5Page - LOGIC Devices Incorporated LF43881 Datasheet HTML 6Page - LOGIC Devices Incorporated LF43881 Datasheet HTML 7Page - LOGIC Devices Incorporated LF43881 Datasheet HTML 8Page - LOGIC Devices Incorporated LF43881 Datasheet HTML 9Page - LOGIC Devices Incorporated Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 11 page
background image
DEVICES INCORPORATED
LF43881
8 x 8-bit Digital Filter
Video Imaging Products
08/16/2000–LDS.43881-J
5
Controls
TCS — Data Format Control
The TCS input determines the inter-
pretation of the input data. When
TCS is HIGH, two’s complement
arithmetic is used. When TCS is
LOW, unsigned arithmetic is used.
TCCI — Coefficient Input Format Control
The TCCI input determines the
interpretation of the coefficients.
When TCCI is HIGH, two’s comple-
ment arithmetic is used. When TCCI
is LOW, unsigned arithmetic is used.
TCCO — Coefficient Output Format
The TCCO output shows the format of
the COUT7-0 coefficient output.
TCCO follows the TCCI input. When
cascading multiple LF43881s, the
TCCO output of one device should be
connected to the TCCI input of
another device. The COENB signal
enables TCCO.
DIENB — Data Input Enable
The DIENB input enables the X
register of every filter cell. While
DIENB is LOW, the X registers are
loaded with the data present at the
DIN7-0 inputs on the rising edge of
CLK. While DIENB is HIGH, all bits
of DIN7-0 are forced to zero and a
rising edge of CLK will load the X
register of every filter cell with all
zeros. DIENB must be low one clock
cycle prior to presenting the input
data on the DIN7-0 input since it is
latched and delayed internally.
CIENB — Coefficient Input Enable
The CIENB input enables the C and D
registers of every filter cell. While
CIENB is LOW, the C and appropriate
D registers are loaded with the
coefficient data on the rising edge of
CLK. While CIENB is HIGH, the
contents of the C and D registers are
held and the CLK signal is ignored.
By using CIENB in its active state,
coefficient data can be shifted from
cell to cell. CIENB must be low one
clock cycle prior to presenting the
coefficient data on the CIN7-0 input
since it is latched and delayed inter-
nally.
COENB — Coefficient Output Enable
The COENB input enables the
COUT7-0 and TCCO outputs. When
COENB is LOW, the outputs are
enabled. When COENB is HIGH, the
outputs are placed in a high-imped-
ance state.
DCM1-0 — Decimation Control
The DCM1-0 inputs select the num-
ber of decimation registers to use
(Table 1). Coefficients are passed
from one cell to another at a rate
determined by DCM1-0. When no
decimation registers are selected,
the coefficients are passed from cell
to cell on every rising edge of CLK
(no decimation). When one decima-
tion register is selected, the coeffi-
cients are passed from cell to cell on
every other rising edge of CLK (2:1
decimation). When two decimation
registers are selected, the coeffi-
cients are passed from cell to cell on
every third rising edge of CLK (3:1
decimation) and so on. DCM1-0 is
latched and delayed internally.
ADR2-0 — Cell Accumulator Select
The ADR2-0 inputs select which cell’s
accumulator will available at the
SUM25-0 output or added to the
output stage accumulator. In both
cases, ADR2-0 is latched and delayed
by one clock cycle. If the same
address remains on the ADR2-0 inputs
for more than one clock cycle,
SUM25-0 will not change if the con-
tents of the accumulator changes.
Only the result from the first selection
of the cell (first clock cycle) by ADR2-0
will be available. ADR2-0 is also used
to select which accumulator to clear
when ERASE is LOW.
SENBH — MSB Output Enable
When SENBH is LOW, SUM25-16 is
enabled. When SENBH is HIGH,
SUM25-16 is placed in a high-imped-
ance state.
SENBL — LSB Output Enable
When SENBL is LOW, SUM15-0 is
enabled. When SENBL is HIGH,
SUM15-0 is placed in a high-imped-
ance state.
RESET — Register Reset Control
When RESET is LOW, all registers are
cleared simultaneously except the cell
accumulators. RESET can be used
with ERASE to clear all cell accumula-
tors. RESET is latched and delayed
internally. Refer to Table 2.
ERASE — Accumulator Erase Control
When ERASE is LOW, the cell accu-
mulator specified by ADR2-0 is
cleared. When RESET is LOW in
conjunction with ERASE, all cell
accumulators are cleared. Refer to
Table 2.


Nº de peça semelhante - LF43881

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
LOGIC Devices Incorpora...
LF43891 LODEV-LF43891 Datasheet
79Kb / 11P
   9 x 9-bit Digital Filter
LF43891JC33 LODEV-LF43891JC33 Datasheet
79Kb / 11P
   9 x 9-bit Digital Filter
LF43891JC40 LODEV-LF43891JC40 Datasheet
79Kb / 11P
   9 x 9-bit Digital Filter
More results

Descrição semelhante - LF43881

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
LOGIC Devices Incorpora...
LF3338 LODEV-LF3338 Datasheet
303Kb / 15P
   8-Bit Vertical Digital Image Filter
logo
List of Unclassifed Man...
AM2716B ETC1-AM2716B Datasheet
711Kb / 14P
   2048 X 8 - BIT / 4096 X 8 - BIT EPROM
logo
Samsung semiconductor
K9WAG08U1A_067 SAMSUNG-K9WAG08U1A_067 Datasheet
1Mb / 50P
   1G x 8 Bit / 2G x 8 Bit / 4G x 8 Bit NAND Flash Memory
K9XXG08UXA SAMSUNG-K9XXG08UXA_06 Datasheet
1Mb / 50P
   1G x 8 Bit / 2G x 8 Bit / 4G x 8 Bit NAND Flash Memory
K9WBG08U1M SAMSUNG-K9WBG08U1M Datasheet
1Mb / 67P
   2G x 8 Bit / 4G x 8 Bit / 8G x 8 Bit NAND Flash Memory
logo
LOGIC Devices Incorpora...
LMU08 LODEV-LMU08 Datasheet
176Kb / 7P
   8 x 8-bit Parallel Multiplier
logo
Samsung semiconductor
K9WAG08U1A SAMSUNG-K9WAG08U1A Datasheet
1Mb / 49P
   1G x 8 Bit / 2G x 8 Bit NAND Flash Memory
K9WAG08U1M SAMSUNG-K9WAG08U1M Datasheet
1Mb / 49P
   1G x 8 Bit / 2G x 8 Bit NAND Flash Memory
K9G8G08U0A SAMSUNG-K9G8G08U0A Datasheet
1Mb / 45P
   1G x 8 Bit / 2G x 8 Bit NAND Flash Memory
K9K2G08U1A SAMSUNG-K9K2G08U1A Datasheet
1,008Kb / 37P
   128M x 8 Bit / 256M x 8 Bit NAND Flash Memory
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11


Folha de dados Download

Go To PDF Page


Ligação URL




Privacy Policy
ALLDATASHEETPT.COM
ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com