Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

ISL5761EVAL1 Folha de dados(PDF) 9 Page - Intersil Corporation

Nome de Peças ISL5761EVAL1
Descrição Electrónicos  10-bit, 3.3V, 130/210MSPS, High Speed D/A Converter
Download  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  INTERSIL [Intersil Corporation]
Página de início  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

ISL5761EVAL1 Folha de dados(HTML) 9 Page - Intersil Corporation

Back Button ISL5761EVAL1 Datasheet HTML 5Page - Intersil Corporation ISL5761EVAL1 Datasheet HTML 6Page - Intersil Corporation ISL5761EVAL1 Datasheet HTML 7Page - Intersil Corporation ISL5761EVAL1 Datasheet HTML 8Page - Intersil Corporation ISL5761EVAL1 Datasheet HTML 9Page - Intersil Corporation ISL5761EVAL1 Datasheet HTML 10Page - Intersil Corporation ISL5761EVAL1 Datasheet HTML 11Page - Intersil Corporation ISL5761EVAL1 Datasheet HTML 12Page - Intersil Corporation ISL5761EVAL1 Datasheet HTML 13Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 14 page
background image
9
Definition of Specifications
Adjacent Channel Power Ratio, ACPR, is the ratio of the
average power in the adjacent frequency channel (or offset)
to the average power in the transmitted frequency channel.
Differential Linearity Error, DNL, is the measure of the
step size output deviation from code to code. Ideally the step
size should be 1 LSB. A DNL specification of 1 LSB or less
guarantees monotonicity.
EDGE, Enhanced Data for Global Evolution, a TDMA
standard for cellular applications which uses 200kHz BW, 8-
PSK modulated carriers.
Full Scale Gain Drift, is measured by setting the data inputs
to be all logic high (all 1s) and measuring the output voltage
through a known resistance as the temperature is varied
from TMIN to TMAX. It is defined as the maximum deviation
from the value measured at room temperature to the value
measured at either TMIN or TMAX. The units are ppm of FSR
(full scale range) per oC.
Full Scale Gain Error, is the error from an ideal ratio of 32
between the output current and the full scale adjust current
(through RSET).
GSM, Global System for Mobile Communication, a TDMA
standard for cellular applications which uses 200kHz BW,
GMSK modulated carriers.
Integral Linearity Error, INL, is the measure of the worst
case point that deviates from a best fit straight line of data
values along the transfer curve.
Internal Reference Voltage Drift, is defined as the
maximum deviation from the value measured at room
temperature to the value measured at either TMIN or TMAX.
The units are ppm per oC.
Offset Drift, is measured by setting the data inputs to all
logic low (all 0s) and measuring the output voltage at IOUTA
through a known resistance as the temperature is varied
from TMIN to TMAX. It is defined as the maximum deviation
from the value measured at room temperature to the value
measured at either TMIN or TMAX. The units are ppm of FSR
(full scale range) per degree oC.
Offset Error, is measured by setting the data inputs to all
logic low (all 0s) and measuring the output voltage of IOUTA
through a known resistance. Offset error is defined as the
maximum deviation of the IOUTA output current from a value
of 0mA.
Output Voltage Compliance Range, is the voltage limit
imposed on the output. The output impedance should be
chosen such that the voltage developed does not violate the
compliance range.
Power Supply Rejection, is measured using a single power
supply. The nominal supply voltage is varied 10% and the
change in the DAC full scale output is noted.
Reference Input Multiplying Bandwidth, is defined as the
3dB bandwidth of the voltage reference input. It is measured
by using a sinusoidal waveform as the external reference
with the digital inputs set to all 1s. The frequency is
increased until the amplitude of the output waveform is
0.707 (-3dB) of its original value.
Spurious Free Dynamic Range, SFDR, is the amplitude
difference from the fundamental signal to the largest
harmonically or non-harmonically related spur within the
specified frequency window.
Total Harmonic Distortion, THD, is the ratio of the RMS
value of the fundamental output signal to the RMS sum of
the first five harmonic components.
UMTS, Universal Mobile Telecommunications System, a
W-CDMA standard for cellular applications which uses
3.84MHz modulated carriers.
Detailed Description
The ISL5761 is a 10-bit, current out, CMOS, digital to analog
converter. The maximum update rate is at least 210+MSPS
and can be powered by a single power supply in the
recommended range of +3.0V to +3.6V. Operation with clock
rates higher than 210MSPS is possible; please contact the
factory for more information. It consumes less than 120mW
of power when using a +3.3V supply, the maximum 20mA of
output current, and the data switching at 210MSPS. The
architecture is based on a segmented current source
arrangement that reduces glitch by reducing the amount of
current switching at any one time. In previous architectures
that contained all binary weighted current sources or a
binary weighted resistor ladder, the converter might have a
substantially larger amount of current turning on and off at
certain, worst-case transition points such as midscale and
quarter scale transitions. By greatly reducing the amount of
current switching at these major transitions, the overall glitch
of the converter is dramatically reduced, improving settling
time, transient problems, and accuracy.
Digital Inputs and Termination
The ISL5761 digital inputs are guaranteed to 3V LVCMOS
levels. The internal register is updated on the rising edge of
the clock. To minimize reflections, proper termination should
be implemented. If the lines driving the clock and the digital
inputs are long 50
 lines, then 50 termination resistors
should be placed as close to the converter inputs as possible
connected to the digital ground plane (if separate grounds
are used). These termination resistors are not likely needed
as long as the digital waveform source is within a few inches
of the DAC. For pattern drivers with very high speed edge
rates, it is recommended that the user consider series
termination (50-200
prior to the DAC’s inputs in order to
reduce the amount of noise.
ISL5761


Nº de peça semelhante - ISL5761EVAL1

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Intersil Corporation
ISL5761EVAL1 INTERSIL-ISL5761EVAL1 Datasheet
1Mb / 13P
   10-bit, 3.3V, 130/210MSPS, CommLink TM High Speed D/A Converter
ISL5761EVAL1 INTERSIL-ISL5761EVAL1 Datasheet
641Kb / 13P
   10-bit, 3.3V, 130/210MSPS, High Speed D/A Converter
logo
Renesas Technology Corp
ISL5761EVAL1 RENESAS-ISL5761EVAL1 Datasheet
945Kb / 14P
   10-bit, 3.3V, 130/210MSPS, High Speed D/A Converter
More results

Descrição semelhante - ISL5761EVAL1

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Intersil Corporation
ISL5761 INTERSIL-ISL5761_04 Datasheet
641Kb / 13P
   10-bit, 3.3V, 130/210MSPS, High Speed D/A Converter
logo
Renesas Technology Corp
ISL5761 RENESAS-ISL5761 Datasheet
945Kb / 14P
   10-bit, 3.3V, 130/210MSPS, High Speed D/A Converter
ISL5729 RENESAS-ISL5729 Datasheet
932Kb / 13P
   Dual 10-bit, 3.3V, 130/210MSPS, High Speed D/A Converter
ISL5861 RENESAS-ISL5861 Datasheet
950Kb / 14P
   12-bit, 3.3V, 130/210MSPS, High Speed D/A Converter
logo
Intersil Corporation
ISL5861IBZ INTERSIL-ISL5861IBZ Datasheet
667Kb / 14P
   12-bit, 3.3V, 130/210MSPS, High Speed D/A Converter
October 7, 2015
ISL5861 INTERSIL-ISL5861_04 Datasheet
686Kb / 13P
   12-bit, 3.3V, 130/210MSPS, High Speed D/A Converter
logo
Renesas Technology Corp
ISL5961 RENESAS-ISL5961 Datasheet
966Kb / 14P
   14-Bit, 3.3V, 130/210MSPS, High Speed D/A Converter
logo
Intersil Corporation
ISL5961IBZ INTERSIL-ISL5961IBZ Datasheet
664Kb / 14P
   14-Bit, 3.3V, 130/210MSPS, High Speed D/A Converter
October 7, 2015
ISL5961 INTERSIL-ISL5961_04 Datasheet
682Kb / 13P
   14-Bit, 3.3V, 130/210MSPS, High Speed D/A Converter
logo
Renesas Technology Corp
ISL5829 RENESAS-ISL5829 Datasheet
915Kb / 13P
   Dual 12-bit, 3.3V, 130/210MSPS, High Speed D/A Converter
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Folha de dados Download

Go To PDF Page


Ligação URL




Privacy Policy
ALLDATASHEETPT.COM
ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com