Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

SI5380-EVB Folha de dados(PDF) 5 Page - Silicon Laboratories

Nome de Peças SI5380-EVB
Descrição Electrónicos  Ultra-Low Phase Noise, 12-output JESD204B Clock Generator
Download  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  SILABS [Silicon Laboratories]
Página de início  http://www.silabs.com
Logo SILABS - Silicon Laboratories

SI5380-EVB Folha de dados(HTML) 5 Page - Silicon Laboratories

  SI5380-EVB Datasheet HTML 1Page - Silicon Laboratories SI5380-EVB Datasheet HTML 2Page - Silicon Laboratories SI5380-EVB Datasheet HTML 3Page - Silicon Laboratories SI5380-EVB Datasheet HTML 4Page - Silicon Laboratories SI5380-EVB Datasheet HTML 5Page - Silicon Laboratories SI5380-EVB Datasheet HTML 6Page - Silicon Laboratories SI5380-EVB Datasheet HTML 7Page - Silicon Laboratories SI5380-EVB Datasheet HTML 8Page - Silicon Laboratories SI5380-EVB Datasheet HTML 9Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 50 page
background image
Fin (MHz)1
LTE Device Clock Frequencies Fout (MHz)2
Note:
1. The Si5380 locks to any one of the frequencies listed in the Fin column and generates LTE device clock frequencies.
2. R output dividers allow other frequencies to be generated. These are useful for applications like JESD204B SYSREF clocks.
3.1.2 Si5380 Configuration for JESD204B Clock Generation
The Si5380 can be used as a high performance, fully integrated JEDEC JESD204B jitter cleaner while eliminating the need for discrete
VCXO and loop filter components. The Si5380 supports JESD204B subclass 0 and subclass 1 clocking by providing both device clocks
(DCLK) and system reference clocks (SYSREF). The 12 clock outputs can be independently configured as device clocks or SYSREF
clocks to drive JESD204B converters, FPGAs, or other logic devices. The Si5380 will clock up to four JESD204B targets using four or
more DCLKs and four SYSREF clocks with adjustable delay.Each DCLK is grouped with a SYSREF clock in this configuration.If SYS-
REF clocking is implemented in external logic, then the Si5380 will clock up to 12 JESD204B targets.Not limited to JESD204B applica-
tions, each of the 12 outputs is individually configurable as a high performance output for traditional clocking applications. An example
of a JESD204B frequency configuration is shown in the figure below. In this case, the N dividers determine the device clock frequency
and the R dividers provide the divided SYSREF clock which is used as the lower frequency frame clock. The N divider path also in-
cludes a configurable delay path (∆t) for controlling deterministic latency. The example shows a configuration where all the device
clocks are controlled by a single delay path (∆t0) while the SYSREF clocks each have their own independent delay paths (∆t1 – ∆t4),
though other combinations are also possible. Delay is programmable in steps of 68 ps in the range of ±128 steps (±8.6 ns). See the
3.5.15 Output Skew Control (Δt0 - Δt4) section for details on skew control. The SYSREF clock is always periodic and can be controlled
(on/off) without glitches by enabling or disabling its output through register writes.
Si5380
IN_SEL[1:0]
IN0
IN0b
IN1
IN1b
IN2
IN2b
IN3/FB_IN
IN3b/FB_INb
÷P1
÷P0
÷P2
÷P3
DSPLL
LPF
PD
÷M
÷N1
t1
÷N2
t2
÷N3
t3
÷N4
t4
OUT6b
VDDO6
OUT6
VDDO7
VDDO0
OUT0Ab
OUT0A
OUT0b
OUT0
÷R6
÷R0A
OUT7b
OUT7
÷R7
OUT5b
VDDO5
OUT5
÷R5
OUT1b
VDDO1
OUT1
VDDO2
÷R1
OUT2b
OUT2
÷R2
OUT8b
VDDO8
OUT8
÷R8
OUT3b
VDDO3
OUT3
VDDO4
÷R3
OUT4b
OUT4
÷R4
VDDO9
OUT9b
OUT9
OUT9Ab
OUT9A
÷R9
÷R0
÷R9A
Device
Clocks
SYSREF
Clocks
÷N0
t0
÷5
Figure 3.1. Example Divider Configuration for Generating JESD204B Subclass 1 Clocks
Si5380 Data Sheet
Functional Description
silabs.com | Smart. Connected. Energy-friendly.
Rev. 0.96 | 4


Nº de peça semelhante - SI5380-EVB

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Silicon Laboratories
SI5380-D SILABS-SI5380-D Datasheet
1Mb / 53P
   Ultra-Low Phase Noise, 12-output JESD204B Clock Generator
Si5380-D-EVB SILABS-Si5380-D-EVB Datasheet
1Mb / 53P
   Ultra-Low Phase Noise, 12-output JESD204B Clock Generator
Si5380-D-EVB SILABS-Si5380-D-EVB Datasheet
1Mb / 53P
   Ultra-Low Phase Noise, 12-output JESD204B Clock Generator
More results

Descrição semelhante - SI5380-EVB

Fabricante ElectrônicoNome de PeçasFolha de dadosDescrição Electrónicos
logo
Silicon Laboratories
SI5380-D SILABS-SI5380-D Datasheet
1Mb / 53P
   Ultra-Low Phase Noise, 12-output JESD204B Clock Generator
SI5380 SILABS-SI5380_16 Datasheet
1Mb / 53P
   Ultra-Low Phase Noise, 12-output JESD204B Clock Generator
logo
Texas Instruments
LMK04821 TI1-LMK04821 Datasheet
2Mb / 113P
[Old version datasheet]   Ultra Low-Noise JESD204B Compliant Clock Jitter Cleaner
LMK04828-EP TI1-LMK04828-EP Datasheet
2Mb / 102P
[Old version datasheet]   Ultra-Low-Noise, JESD204B-Compliant Clock Jitter Cleaner
LMK04828-EP TI1-LMK04828-EP_19 Datasheet
2Mb / 102P
[Old version datasheet]   Ultra-Low-Noise, JESD204B-Compliant Clock Jitter Cleaner
logo
Skyworks Solutions Inc.
SI5391 SKYWORKS-SI5391 Datasheet
1Mb / 45P
   Ultra Low-Jitter, 12-Output, Any-Frequency, Any-Output Clock Generator
Rev. 0.7
logo
Integrated Device Techn...
MK1581-01 IDT-MK1581-01 Datasheet
229Kb / 11P
   LOW PHASE NOISE T1/E1 CLOCK GENERATOR
logo
Renesas Technology Corp
MK1581-01 RENESAS-MK1581-01 Datasheet
410Kb / 12P
   LOW PHASE NOISE T1/E1 CLOCK GENERATOR
051310
logo
Texas Instruments
LMK03318 TI1-LMK03318 Datasheet
2Mb / 136P
[Old version datasheet]   Ultra-Low-Noise Jitter Clock Generator Family
LMK04828-EP TI-LMK04828-EP_V01 Datasheet
1Mb / 102P
[Old version datasheet]   LMK04828-EP Ultra-Low-Noise, JESD204B-Compliant Clock Jitter Cleaner
APRIL 2017
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


Folha de dados Download

Go To PDF Page


Ligação URL




Privacy Policy
ALLDATASHEETPT.COM
ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com